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Abstract
This thesis presents technologies that integrate field programmable gate arrays (FP-
GAs), model-driven design tools, and software-defined radios (SDRs). Specifically, an as-
sessment of current state-of-the-art practices applying model-driven development techniques
targeting SDR systems is conducted. FPGAs have become increasingly versatile comput-
ing devices due to their size and resource enhancements, advanced core generation, partial
reconfigurability, and system-on-a-chip (SoC) implementations. Although FPGAs possess
relatively better performance per watt when compared to central processing units (CPUs)
or graphics processing units (GPUs), FPGAs have been avoided due to long development
cycles and higher implementation costs due to significant learning curves and low levels of
abstraction associated with the hardware description languages (HDLs). This thesis con-
ducts a performance assessment of SDR designs using both a model-driven design approach
developed with Mathworks HDL Coder and a hand-optimized design approach created from
the model-driven VHDL. Each design was implemented on the FPGA fabric of a Zynq-7000
SoC, using a Zedboard evaluation platform for hardware verification. Furthermore, a set
of guidelines and best practices for applying model-driven design techniques toward the
development of SDR systems using HDL Coder is presented.
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Over the last century technological advancements in the area of electrical and computer
engineering have improved at an ever increasing rate. Transistors have decreased in size
each year following Moore’s Law, processors have included more advanced instruction sets
and added multiple cores, programming languages and their compilers have become more
advanced, and HDL design suites are capable of generating advanced cores. Each improve-
ment in hardware and software adds to the productivity of engineers, enabling them to
accomplish more complex tasks at a much faster rate.
Although core generation tools have helped decrease development cycles, the HDL lan-
guages such as VHDL and Verilog have remained the primary method for programming
FPGAs for many reasons. One of the most common reasons is the requirement for efficient
design that demand low data latency and minimal hardware utilization, which until recently
model-driven tools had not been able to compare with the HDL languages. Although there
are many benefits associated with HDL languages, there are several disadvantages as well.
The disadvantages of either VHDL or Verilog are: steep learning curves, long development
cycles, and portability issues between FPGA architectures.
2With a recent increased level of interest in model-driven design, the arrival of High Level
Synthesis (HLS) has added another level of abstraction by allowing engineers to program
in languages such as C, C++, or even MATLAB. By deemphasizing timing details and fo-
cusing on algorithmic details, this abstraction helps lower development time and improves
compatibility between platforms, thus increasing productivity. These increases are due to
writing higher level code that will later be converted to Register-Transfer Level (RTL) im-
plementations and tested.
Academia and industry could both benefit from model-driven design or high level syn-
thesis tools for FPGA-based development. Reduction in development time for prototypes
is one area that each would benefit from the use of these tools. Potentially, allowing proto-
types to be developed at a faster rate for use as demonstrations to sponsors or customers.
Model-driven tools could also provide an opportunity for hardware acceleration of complex
tasks, which are normally executed on computers or servers. These tasks could be trans-
ferred onto FPGA hardware, potentially allowing faster computation by taking advantage
of reconfigurability and the ability to create parallel architectures. Software-defined radio
development cycles would benefit as well by allowing easier access to the FPGA fabric on-
board most commercial FPGA platforms. This access would be perfect for the physical
layer implementation, allowing the CPU to handle higher levels of the radio with less la-
tency in the design.
The goal of this project was to investigate, analyze, and document the differences be-
tween a model-driven design approach and a hand-optimized approach of the same design,
as applied to a software-defined radio built on an FPGA fabric. The model-driven design
was accomplished by the use of the Mathworks HDL Coder software package to create
VHDL code. The hand-optimized design made improvements of the model-driven VHDL
code by removing excesses in hardware usage and delays. Both designs were then analyzed
by comparing many subject areas including hardware utilization, timing constraints and
delays, and implementation time, among others.
31.2 State-of-the-Art of Model-Driven Design and High Level
Synthesis
Although model-driven design and high-level synthesis techniques for FPGA design have
failed to gain wide adoption in the past, there have been many lessons learned in the process.
Kong et al. [1], discusses these lessons learned and attributes the failings of wide adoption
of HLS tools for several reasons to include the lack of:
• Comprehensive design language support
• Reusable and portable design specification
• Narrow focus on data path synthesis
• Satisfactory quality of results (QoR)
• Compelling reason or event to adopt a new design methodology.
Starting in 2000, a new generation of HLS tools appeared addressed many of the issues that
had previously plagued the FPGA development community.
HLS tools using the C or C++ programming languages have emerged as top competitors
in the modern HLS tools market, adopting language extensions and constructs to mitigate
the problems with timing and dynamic constructs [1]. These tools typically employ a
systems level approach to hardware design by allowing the compiler to interpret basic com-
position, adding a level of abstraction and much faster time to market. Another approach
to HLS has been model-driven design tools that use a graphical user interface and allow pre-
defined complex algorithms to be available as drag and drop blocks. Several model-driven
tools offer many options for communications and DSP functional blocks due to their generic
implementation structures, such as a basic FIR filter. Additional settings allow each block
to be customized in a GUI environment. Although many model-driven tools provide solu-
tions for communications and DSP structures, they do not necessarily address unique design
applications for hardware acceleration or massively parallel programming efforts. Some of
the HLS tools have been designed to work directly with the design suites of Xilinx and
4Altera by adding many benefits such as hardware-in-the-loop cosimulation citeHDLCoder.
Many of the modern HLS tools incorporate fixed-point and floating-point data types for
most of the common algorithmic operations [1] [2] [3].
The current HLS tools that offer the most efficient FPGA prototyping/development
include MATLAB’s HDL Coder [2], Xilinx’s HLS tool [4], Altera’s SDK for OpenCL [5],
Agilent SystemVue [3], Xilinx’s System Generator for DSP [6], and Altera’s DSP Builder [7].
These HLS tools not only offer efficient and quicker development cycles that many other
HLS tools have as well, but they also offer many tools to aid in testing and verification that
make them ideal choices. Xilinx’s HLS tool and Altera’s SDK for OpenCL are both C/C++
based HLS tools. However, each option targets a different design community and intended
market. Xilinx’s HLS tool is directed toward the hardware engineering community, while
Altera’s SDK for OpenCL is directed toward the software programming community [8].
Xilinx’s System Generator for DSP and Altera’s DSP builder use the Simulink environment
with specialized blocksets that reduce communications and DSP applications development
cycles tremendously. MATLAB’s HDL Coder can use MATLAB code, Simulink models, or
Stateflow models to create efficient high-level synthesis designs, and can also be used with
System Generator for DSP and DSP builder. Finally, Agilent SystemVue specializes in
the design of communications physical layer design with a GUI environment that supports
specialized blocks, C++, MATLAB code, or HDLs, and can provide simulation references
for verification of some of the most recent communications standards such as LTE/LTE-A,
IEEE 802.11 AC/AD, or custom OFDM.
1.3 Approach
The primary objectives and approach of this thesis included:
• Identify software solutions for converting high level synthesis or model-driven designs
into HDL code, and investigate the pros and cons of each.
• Utilize an off-the-shelf software suite to convert high level synthesis or a model-driven
5design into HDL for targeting an FPGA as a component of a software-defined radio
system.
• Quantitatively assess the performance of a system developed with both model-driven
and hand-coded techniques.
1.4 Thesis Contributions
This research contributes the following to the communications system engineering com-
munity:
• An assessment of current state-of-the-art practices in applying model-driven develop-
ment techniques toward the development of SDR functional components in FPGAs.
• A thorough analysis of implementations of components of a SDR in FPGA fabric
using both model-driven development and traditional hand-coded methods.
• A set of guidelines and best practices for applying model-driven development tech-
niques toward the development of SDR functional components in FPGAs using HDL
Coder.
1.5 Document Organization
The organization of this document is split into five chapters. Chapter 2 first discusses
FPGAs, how they are designed, and their modern advancements. The second subsec-
tion discusses model-driven development tools, the HDL design flow, framework languages,
descriptions of current model-driven development tools, and comparison of model-driven
development tools. Chapter 3 describes the design approach for developing and testing
an SDR platform consisting of a Zedboard with Zynq-7000 FPGA using MATLAB’s HDL
coder. Chapter 4 describes the implementation of BPSK model-driven and hand-optimized
designs, a QPSK model-driven design, and the integration of MATLAB Coded blocks as
well as existing HDL into a model-driven design. Chapter 5 discusses the performance as-
sessment of a model-driven design as compared with a hand-optimized design, as well as
6the best practices for using HDL Coder for model-driven design. Chapter 6 discusses the
conclusions obtained from the performance assessment and project, as well as future work
to be performed on the subject.
7Chapter 2
Overview of Field Programmable
Gate Array Technology
2.1 Field Programmable Gate Arrays (FPGAs)
A Field Programmable Gate Array (FPGA) is one type of Programmable Logic De-
vice (PLD) that was first invented by Xilinx in the mid 1980s [9]. Since then, FPGAs
have become one of the most prominent PLDs available and have significantly cut into
the Application-Specific Integrated Circuit (ASIC) and General-Purpose Processors (GPP)
markets. Much like an ASIC, an FPGA can implement specific digital circuits to meet
timing requirements of very high bandwidth applications that a typical processor cannot
handle. Similar to a processor, an FPGA can be reprogrammed or reconfigured to update
the desired functionality, which is not possible with an ASIC. Although FPGAs previously
were less likely to be used in industry, there are many reasons that FPGAs have become
more desirable and widely used today. Although an FPGA will not compare to the power
consumption of an ASIC with the same design, the performance per watt of an FPGA today
is better than that of a CPU [10]. Compared again with both an ASIC and a processor, FP-
GAs are able to be fully reconfigurable without any additional expense (as compared with
an ASIC), and are now capable of reconfiguration on-the-fly (as compared with a processor).
Additionally, todays FPGAs now contain core generators that can replicate advanced logic
8circuits without needing to take time to reproduce it by hand. For all of these reasons, an
FPGA is an ideal choice for projects with reconfigurability and circuit timing requirements
in mind.
2.1.1 Basic FPGA Structure
Currently there are many different choices for resources and specifications of FPGAs.
However, they all have a basic elements in common. Most FPGAs are composed of in-
put/output blocks, configurable logic blocks, programmable interconnects, block RAM,
DSP slices, and digital clock management components. Although most FPGAs consist of
these basic elements, each element uses different structures between different FPGAs. These
structures have evolved, adapting to the needs of industry or application of each FPGA.
Typically, these basic structures are more abstract during the RTL generation process in
order to focus on the descriptions of hardware. However, during the implementation step,
resource utilization becomes apparent.
Configurable logic blocks (CLBs), also called Logic Array Blocks (LABs) for Altera FP-
GAs, are used to create logic, arithmetic, or ROM functionality. Within a CLB are multiple
logic slices, and within each logic slice are multiple logic cells. A logic cell typically consists
of Look Up Tables (LUTs), multiplexers, full adders, and registers (flip-flops) to perform
the operations of the intended logic design. This structure has been established as a layered
approach to allow the CLB level more flexibility in programmable interconnects but slower
connections, while the logic cell level has restricted programmable interconnects but faster
connections [11]. Within the logic cells, LUTs are used for combinational logic or ROM by
using the inputs as addressable lookups into a table of stored outputs. This structure can
replace several layers of logic gates while reducing the propagation delay to a single LUT.
Modern LUTs can be considered “fracturable” as well, meaning that they can be used to
break a 6 input LUT with one output into two 5 input LUTs with two outputs. However,
this requires the use of common addressing due to hardware constraints. Modern design
suites can also piece together several LUTs to be used for logic requiring more inputs than
9a single LUT can provide. Typically the inputs to a logic cell starts at the LUTs (with the
exception of the carry in to the full adders). After the LUTs the outputs will then enter
or bypass the full adders using the multiplexers. The outputs of the logic cell are then fed
directly to a combinational output or through a register for a registered or clocked output,
allowing the design to use either.
DSP slices are an important aspect to many complex signal processing designs and are
an essential element of modern FPGAs to perform pipelined parallel algorithms, such as
multiply and accumulate (MAC) operations used for filtering and FFTs. DSP slices can
also be used for operations other than DSP, such as wide dynamic bus shifters, memory
address generators, wide bus multiplexers, and memory-mapped I/O registers [12]. Each
manufacturer has a slightly different build, but a Xilinx DSP slice contains a pre-adder,
multiplier, a Single-Instruction-Multiple-Data (SIMD) arithmetic unit, a bitwise logic unit,
and a pattern detector. Multiple DSP slices are contained in a unit called a DSP tile and
share an interconnect allowing the slices to be cascaded to implement larger fixed point
DSP algorithms with faster connections. Using high level design programs such as Xilinx’s
System Generator allows the DSP slice to accommodate fixed point, single-precision floating
point, double-precision floating point, or even customized precision operations, depending
on the dynamic range and precision necessary for each design.
The Input/Output Blocks (IOBs) provide programmable placement for inputs and out-
puts of the FPGA via pins to fit both physical PCB layout and electrical voltage level
design constraints. Block RAM typically are synchronous true dual port memories able to
act as RAM, ROM, FIFOs, and shift registers depending on design. Data within the block
RAMs can be stored or erased during the bitstream programming for these devices. Block
RAM write mode can accommodate either reading or writing before both a simultaneous
read and write operation allowing a highly customizable usage. One of the most important
parts of an FPGA is the programmable interconnect, which allows the device to connect all
of the internal elements together.
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2.1.2 Modern FPGA Advancements
The first production FPGA was the Xilinx XC2064, originally called a “Logic Cell Ar-
ray”, that contained 3 types of configurable elements: input/output blocks, logic blocks,
and interconnect. The specifications of this device included 1200 logic gates, 64 Con-
figurable Logic Blocks (CLBs), 58 user inputs and outputs, and the claim “fully field-
programmable” [13]. This original Logic Array Cell required the programming by Xilinx’s
XACT Development System, which could accomplish schematic entry, automatic place and
route, and interactive timing among other necessary functions. Since the mid-eighties when
the FPGA was first introduced, many variations have been developed that have improved
upon the original design, from several different companies. Two distinct advancements that
show promise and further improvement of FPGAs include the integration of System on a
Chip (SoC) and partial reconfigurability.
System on a Chip (SoC)
SoC, or system on a chip, is the inclusion of a processor, peripherals, memory, and other
hardware to create a single chip system. FPGAs have had SoC for many years. However,
recent decreases in cost, increases in use of FPGAs in embedded systems, and the manu-
facturing costs associated with following Moore’s law have created conditions for SoCs to
be more widely used. A shift toward parallel computing has recently gained attention for
FPGAs to be used as hardware accelerators for CPUs. With the exceptions of cell phones,
PCs, and tablets, producing fixed function semiconductors is becoming no longer econom-
ically justifiable for their return on investment. With the decreases in cost of FPGAs, the
emergence of SoC FPGAs, and SoCs potential for markets, SoC FPGAs will likely be a
target for an increase of investment [14].
Typical SoCs contain a processing system and programmable logic. Processing systems
typically include features like DDR3/NAND/NOR memory support, UART, I2C, SPI, USB,
Gigabit Ethernet, Secure Digital (SD), encryption schemes (i.e., AES, RSA, and SHA-256),
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among many others. Using a high bandwidth interconnect, these functions along with the
processor can be used with the FPGA fabric programmable logic to create a high function-
ing system. Allowing a processor to utilize the inherent parallel nature of FPGA fabric for
hardware acceleration.
Several examples of modern SoCs include the following:
• Xilinx Zynq-7000 Family: 6 devices each containing dual ARM cortex-A9 MPCore
processors with clock frequencies upto 1 GHz. 3 devices contain Kintex-7 fabric and
3 devices with Artix-7 fabric [15].
• Altera Cyclone V SoC Family: Low-range SoC with 700 MHz or 925 MHz, single
(SE variant) or dual (SE, SX, ST variant) ARM Cortex-A9 MPCore processors, and
10 configurations in 3 variants (SE, SX, ST) [16].
• Altera Arria V SoC Family: Mid-range SoC with 1.05 GHz dual-core ARM
Cortex-A9 MPCore processor, and 4 configurations in 2 variants (ST, SX) [17].
• Altera Arria 10 SoC Family: Mid-range SoC with 1.5 GHz dual-core ARM Cortex-
A9 MPCore processor, and 7 configurations [18].
• Altera Stratix 10 SoC Family: High-range SoC with 64 bit quad-core ARM
Cortex-A53 processor [19].
Partial Reconfigurability
Partial reconfiguration is the ability to dynamically reprogram sections of an FPGA
without interruption of normal operation of the main design. This is accomplished by the
ability to download partial bitstreams on-the-fly. Although FPGAs are increasing in size
and can accommodate most designs, there are many practical reasons for using partial re-
configurability. A few of the major reasons for partial reconfigurability are cost, reducing
power consumption, or mission critical applications [20]. Choosing a less expensive FPGA
for a mass production design can benefit from reconfigurability by allowing hardware only
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used for a short duration to be overwritten or replaced after operation. In some appli-
cations power consumption can be very important. Choosing a smaller FPGA would be
ideal for situations where power consumption and reprogrammability are important design
constraints (without reprogrammability an ASIC would be the better choice). Applications
where time-sharing of resources is desired and disruption of operation is not an option.
Thus, partial reconfiguration enables an engineer to replace hardware that is only neces-
sary for a short duration, on-the-fly. This method can possibly achieve maximum usage
of overall FPGA hardware and minimum usage of time dependent functionality. Another
benefit from partial reconfigurability for large applications and FPGAs is faster system
startups for systems that cannot tolerate slower start times. An example of a use of partial
reconfigurability would be software-defined radios, where switching between many different
modulation schemes may be important and power consumption is an issue.
With the Altera Quartus II software suite, partial reconfiguration is implemented by
either flash parallel X16 interface, internal processor, or through external interface [21].
Partial reconfiguration is currently supported by these devices:
• Xilinx Products: Virtex-4, Virtex-5, Virtex-6, Virtex-7, Kintex-7, Artix-7, and
Zynq 7000 families [22].
• Altera Products: Cyclone V and Stratix V families [21].
2.2 FPGA Model-Driven Development Tools
Since the late 1980s, the HDLs of VHDL and Verilog have remained dominant languages
for programming FPGAs. These two hardware description languages rely on a low register
transfer level descriptions of the processes desired. Difficult learning curves and long imple-
mentation times have led programmers away from these languages and FPGAs in general.
However, at the same time the number of programming languages for processors have dras-
tically increased. They have become increasingly abstract, such as memory management,
allowing programmers to focus on higher level design. The compilers have adopted many
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standards and have become much more versatile, as advanced instruction set architectures
have led to less lower level programming. These vast improvements and higher level of
abstraction has led to increased productivity, less errors in design cycle, and have decreased
time to market or for prototyping.
Since the first FPGA, FPGA hardware has improved significantly with the volume of
gates, reduction in power consumption, inclusion of advanced slices (DSP, etc), core gen-
eration, and hard core processors. With drastic increases in hardware, there has been a
need to develop a set of more productive model-driven tools that increase the level of ab-
straction to essentially allow an increase in productivity. While this need has been filled by
the advent of several different model-driven tools, there has not been many standardization
efforts with respect to these tools. These tools come with many different programming
styles, the most popular being the C programming language. Due to the hardware de-
velopment improvements, new SoC designs, and overall specifications of modern FPGAs,
industry and academia have many reasons for choosing an FPGA over processors or ASICs.
Now would be the best time for industry and academia to shift into high level synthesis
and model-driven design tools. Before this is possible, there needs to be a review of current
model-driven tools. With a shift to model-driven tools will lead innovation in the way of
standardization and fast prototyping with FPGAs.
2.2.1 Design Flow of Hardware Description Languages
Before comparing current FPGA model-driven development tools, an explanation of the
current design flow process should be described for comparison later with newer approaches.
With hardware description languages, there exists a design flow with several steps that are
necessary to take VHDL, Verilog, and user constraint files and convert them to bitstreams
that can program an FPGA. For Xilinx design suites, these steps include the synthesis,
translate, map, place and route, and programming file generation.
The synthesis step will analyze the VHDL, Verilog, and user constraint file, optimizes
14
the design based on the hardware of the device, and creates netlist files. The translate step
takes the netlists and merges them with the constraints into a design file that describes the
design as basic FGPA elements. The map step maps the basic FPGA elements design to
physical hardware components included on the device. The place and route step actually
determines placement and routes for the design. The programming file generation step
produces the bitstream that can be downloaded onto the device [23].
The processes mentioned above are necessary for any design to be implemented on an
FPGA, including high-level synthesis tools. However, the synthesis step is uniquely designed
for the HDLs because it determines the underlying logic of the design as well as estimates
timing. Some high-level synthesis tools convert higher level code down to HDL, requiring
them to fit the design syntax for the basic hardware components, which is a difficult task.
2.2.2 Framework Languages of Model-Driven Tools
There are many different types of model-driven development tools to program FPGAs,
both open sourced and proprietary, that add a higher level of abstraction and increase pro-
ductivity. Bacon has categorized these frameworks into categories based on language/design
flow. These categories include: HDL-like languages (SystemVerilog), C-based frameworks
(C/C++/SystemC), CUDA (Compute Unified Device Architecture)/OpenCL (Open Com-
puting Language)-based frameworks, high-level language based frameworks (MATLAB or
Python), and model based frameworks (MATLAB’s Simulink and Stateflow charts) [10].
Below are brief descriptions of several of the high-level languages or constructs that are
used in modern model-driven design tools, including the following:
• SystemVerilog: SystemVerilog is built on top of the existing Verilog hardware lan-
guage and was created to improve productivity, readability, and reuse. SystemVerilog
has extensions to data types, operators, and procedural statements, as well as en-
hanced process control, tasks and functions, and classes. SystemVerilog incorporates
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a substantial amount of C functionality and dynamic data types to create more com-
pact higher functioning code [24].
• SystemC: Contains a subset of C++ library functions that acts as a system level
design language for transaction level modeling of hardware. SystemC was created by
the Open SystemC Initiative (OSCI) and has been approved by the IEEE Standards
association as IEEE 1666-2005. SystemC can be compiled into an executable. How-
ever, it is not as efficient as Verilog or VHDL [25].
• OpenCL: Open Computing Language is an open source royalty-free standard based
on the C programming language (C99) that has been designed for parallel program-
ming of heterogeneous systems that can target CPUs, GPUs, DSPs, or FPGAs. The
OpenCL construct allows for efficient and portable code that has a low-level hardware
abstraction and a framework to support programming [26].
• MATLAB: Matrix Laboratory (MATLAB), is a high-level scripted programming
language designed around computation and algorithm development for engineers and
scientists. MATLAB has many built in libraries and tools for communications and sig-
nal processing that enable programming complex algorithms without worrying about
memory management, and usually without data type [27].
• Python: A very powerful high-level scripting language that contains many functions
similar to MATLAB. Python is considered an intuitive object object oriented language
with high-level dynamic data types. Python has an extensive library and allows ma-
trix computation and indexing without the need of loops [28].
• Simulink: A tool to develop models of algorithms using predefined blocks that adds
a layer of abstraction. Simulink can also simulate designs with ease and allows for
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exporting data for analysis. Using inputs to models and custom design, outputs can
be viewed by many different methods and scopes. Simulink also allows for customized
MATLAB code to be implemented using M blocks [29].
• Stateflow Charts: A tool for modeling and simulation of state machine functionality
and logic based decision flow charts. The tool allows graphical representations to
be incorporated into designs such as state transition diagrams, flow charts, state
transition tables, and truth tables. These representations describe how the system
should respond to inputs signals, events, and time-based conditions. The models can
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Figure 2.1: Diagram depicting the various levels of abstraction between the framework
languages. Each different tool can then interface with proprietary software applications
such as Xilinx ISE or Altera Quartus II to generate bitstreams that target specific FPGA
devices.
2.2.3 Descriptions of Current FPGA Model-Driven Development Tools
Each model-driven tool has its own benefits, such as levels of abstraction, design struc-
tures, and engineering fields that would benefit from each tool. Therefore, an understanding
17
of each tool must be taken into account when deciding which tool is better for an individual
application. Below are descriptions of current major model-driven design tools available.
Xilinx: Vivado HLS Tool and System Generator for DSP
The Xilinx Vivado Suite is a development environment designed with two tools for
model-driven design that include the Vivado HLS (High Level Synthesis) Tool and the
System Generator for DSP. Xilinx acquired AutoESL in 2010, and turned their product
AutoPilot into their new HLS tool [31]. The HLS tool uses a system representation using
the C, C++, and SystemC languages and converts it to hardware description languages
(VHDL or Verilog). The HDL code can then be put into the Vivado Design suites physical-
implementation flow to program Xilinx specific devices.
System Generator for DSP is a high-level tool in the Xilinix Vivado Suite that was de-
veloped for creating DSP systems for FPGAs. System Generator was also built so that a
developer can build a DSP system in Simulink using the Xilinx Blockset that boasts bit and
cycle accuracy. The System Generator will also automatically generate HDL code directly
from Simulink, and has a power analyzer (XPA) integration that can allow for optimizing
based on power constraints. One of the more impressive functions of the system generator
is that it allows for co-simulation between hardware and Simulink using Ethernet or JTAG
connections to ensure accuracy of the design. Documentation for the System Generator can
be found in the System Generator User Guide [32].
The Xilinx Blockset is a group of predefined libraries of Simulink blocks containing many
of the common DSP functions that are used today. Some of these blocks include: communi-
cations and DSP blocks (FFT, FIR filter, convolutional encoder, Viterbi encoder/decoder,
Reed-Solomon encoder/decoder, CIC filter compiler, etc.), basic element blocks, control
logic blocks, data type blocks, index block, math blocks, memory blocks, and tool blocks.
All of these blocks are drag and drop in the Simulink environment with slight customization,
that allow for quick design and HDL generation. The tool blocks included provide essen-
tial testing and verification to ensure a design meets the specifications that the designer
18
intended including a resource estimator, single-step simulation, ChipScope, FDATool (filter
design tool), among several others. With the blocks and tools, the combination of MAT-
LAB’s Simulink allows the designer to easily test while building a high-level design at a
faster rate [33].
Altera: SDK for OpenCL and DSP Builder
Altera’s SDK for OpenCL (Open Computing Language) allows developers to write high
level OpenCL C code that compiles kernels that can be implemented on an FPGA. In fact,
the SDK allows for running the kernals on multiple FPGAs or even multiple boards to
meet powerful computational needs. Altera’s motivation was to use a new standard for
writing code that allows FPGAs to work there way into mainstream computing by utilizing
the powerful parallel construct of FPGAs. Using OpenCL also introduced a higher level
programming language that can reduce the long development cycle of traditional coding in
the HDLs for FPGAs.
OpenCL was ratified by the Khronos Group and has been contributed by many compa-
nies that all stand to benefit from a working standard and include: Apple, NVidia, AMD,
Intel, IBM, Texas Instruments, ARM, Altera, Xilinx, Broadcom, Qualcomm, Ericson among
many others [34]. A detailed explanation of OpenCL can be found in the OpenCL specifi-
cation or at [26].
The OpenCL model uses a host that runs a host program, typically a CPU, and OpenCL
devices that contain compute units and execute kernels. Each compute unit contains pro-
cessing elements where the computation occurs. The OpenCL program running on the host
issues commands to the processing elements as a single stream of instructions of Single
Instruction Multiple Data (SIMD; identical set of instructions for each element) units or
Single Program Multiple Data (SPMD ; possible different instruction execution for each
element) units. The execution model can be described as having work-groups of work-items
that operate across an N-dimensional index space called NDRange [26].
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OpenCL is C code written in a highly parallelized fashion described similar to the pro-
gram flow of CUDA. For FPGA implementation, the compiler of the FPGA would specify
how to implement the kernel written for it. This removes the limitations of platform or
vendor specific issues, as well as creates a highly parallel portable code perfect for imple-
mentation on an FPGA [26].
With HDLs, the developer must create cycle-by-cycle descriptions of hardware that is to
be implemented on the FPGAs. With OpenCL, it is the job of the compiler to understand
timing constraints of the external interfaces and design, and it is the job of the developer
to design the algorithm itself. Using the C language with OpenCL constructs, Altera has
created an environment for software engineers to enter a field traditionally held by hardware
engineers allowing them to utilize the massively parallelized architecture of the FPGA [26].
Altera’s DSP builder uses Simulink to create system level models of a design which can
be converted to VHDL and TCL scripts for synthesis using the DSP Builder Signal Compiler
block [7]. The Simulink models are built from Altera’s DSP Builder and MegaCore blocks,
and generates timing optimized HDL code. This method is similar to Xilinx’s System
Generator, and allows for modeling, simulation, and conversion to HDL using Simulink’s
model-driven approach for fast development cycles. IPs can be used with DSP builder as
well, and many are available from the MegaStore website that work with DSP Builder. The
DSP Builder Advanced Blockset contains many of the necessary algorithms to create high
performance DSP functionality. Some highlights of the DSP builder include generation of
resource utilization tables, fixed and floating point DSP, pipelining/TDM/close timing, and
access to math.h functions [35].
Agilent SystemVue ESL
SystemVue ESL software is a systems-level software suite that specializes in the design of
communications systems at the physical layer with a graphical user interface modeling en-
vironment similar to Simulink. SystemVue is sold as several software tools each specializing
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in different areas. The ESL tools that apply to communications systems and FPGA de-
velopment include: W1465 SystemVue System Architect [36], W1462BP SystemVue FPGA
Architect [37], and W1461BP SystemVue Comms Architect [38]. SystemVue System Ar-
chitect and SystemVue FPGA Architect both include SystemVue Comms Architect.
SystemVue is able to use multiple languages, such as their built-in graphical blocks,
MATLAB code, C++, and fixed-point HDL, and generates HDL code or C++ for embed-
ded DSP or HLS tools. SystemVue can also link to additional software such as Spectrasys
to simulate RF systems and model non-linearities or RF effects that allows early detection
of issues in the SystemVue environment. SystemVue can be used to implement floating-
point or fixed-point models and has an drag-and-drop filter block that incorporates a digital
filter design tool to create filters relatively fast. With SystemVue tools, designs can use co-
simulation with the W1717 Hardware Design Kit, as well as Agilent test equipment can be
directly programmed.
SystemVue System Architect in combination with SystemVue FPGA Architect can pro-
vide a powerful analytical design environment for the creation of powerful communications
systems. The software suite provides many opportunities for testing during the develop-
ment cycle. SystemVue provides HDL generation that is not device specific, however offers
direct flow support for specific FPGA families.
Mathworks HDL Coder
The HDL Coder generates portable and synthesizable HDL code written with MATLAB
functions, Simulink blocks, and Stateflow charts. First designs are modeled using MAT-
LAB functions, Simulink blocks, and Stateflow charts. The models can then be optimized
to meet area-speed requirements. Using the HDL Workflow Advisor, the models will then
be converted to HDL code and can be verified using MATLAB’s HDL Verifier.
Using MATLAB, the HDL Coder allows the developer to use MATLAB constructs and
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system objects, as well as a library of basic logic elements to use, including counters and
timers. The HDL Workflow Advisor also will automatically convert from floating point
to fixed point during the process. The fixed point type can also be verified and adjusted
to meet the desired accuracy of the fixed point design by simulation of both the floating
point, fixed point, and error results. Using Simulink, the HDL coder allows the developer
to create a model from a library of over 200 Simulink blocks that contain many complex
operations for quick and easy integration into a design. The developer can change settings
for optimizing HDL code, such as persistent array and matrix variables can be mapped to
RAM, loops can be unrolled or streamlined, code can be pipelined with input, output, and
distributed registers, and area optimizations such as resource sharing can be made. When
the design is ready for FGPA integration, the HDL Workflow Advisor checks the Simulink
model for compatibility. If it is compatible, it can generate HDL code or an HDL test bench.
Using HDL Verifier, the developer can automate two different types of co-simulations
models. The first type co-simulation model is FPGA-in-the-loop that allows the developer
to verify the correct functionality of a design in hardware by running test scenarios using
Simulink over the gigabit ethernet interface of the target Xilinx or Altera FPGA board.
The second type of co-simulation model uses Simulink to run test scenarios and then either
Cadence Incisive or Mentor Graphics ModelSim and Questa for HDL simulation to test
HDL code.
MATLAB has been integrated with Xilinx ISE and Altera Quartus II to allow the HDL
Workflow Advisor to implement the designs directly onto the FPGA boards. Workflow
Advisor can be used for synthesis and timing analysis, estimating usage of resources, and
annotating critical path timing information. HDL Workflow Advisor will highlight possible
bottlenecks in the design and will also show timing information that can be used for im-
provements in the design. During the automation process, HDL coder generates an HTML
document of the HDL code with hyperlinks that can direct the developer between the HDL
code and the original MATLAB code or Simulink blocks that it was generated from. At
this stage, the user defined comments can be input for readability in the future. Lastly,
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HDL Coder can be used to generate IP cores to use the generated HDL code at a later
date. By specifying whether each input or output should be an external port or AXI4-Lite,
the HDL code can be be generated to work with a processor or other hardware within the
FPGA. MATLAB’s HDL Coder can significant reduce design cycle time by allowing access
to MATLAB’s libraries of complex operations, performing critical design estimates, and
allowing more control by the developer with ease.
Additional Model-Driven Tools Not Previously Discussed
Model-driven design or high level synthesis has been desired for many years, there have
been a number of other tools created to accomplish these tasks. Some of these tools may
specialize in areas that make them attractive to generate portions of a design using them,
such as utilizing Pythons math functions for a Python based model-driven tool.
• IBM Liquid Metal/Lime: Heterogeneous programming language for programming
hybrid computers consisting of multi-core processors, GPUs, and FPGAs [39].
• myHDL: Open source Python package for modeling and simulation/verification of
designs in Python, as well as conversion from Python to HDL (Verilog/VHDL) [40].
myHDL is subject to limitations with using IP cores.
• Dillon Engineering ParaCore Architect: Paracore Architect’s modeling language
can be used to create highly parameterized IP cores. Dillon Engineering boasts fastest
FFT/IFFT IP cores in the world [41].
2.2.4 Comparisons of Current FPGA Model-Driven Development Tools
Over several years many companies have created solutions for the next step of model-
driven design for FPGAs. Many solutions are not well supported or funded to create
market-wide solutions to the issues plaguing FPGA development. Most tools provide only
a few solutions to the development cycle or functionally are inconsistent. Recent adoptions
by the FPGA giants have created a path for future development. However, these paths are
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new and pose the question of which is the correct one to adopt. This section will discuss the
advantages of each, how they have been used, and suggestions for uses of model-driven tools.
MATLAB HDL Coder
Many engineers develop algorithms in MATLAB for verification because of its apparent
mathematical computational strengths. Being a very powerful scripting language, MAT-
LAB can clearly be used to develop algorithms very efficiently with integral step through
verification of functionality. Utilizing one of the most widely used engineering test beds for
algorithm development, taking one step further by designing algorithms to fit the HDL coder
design parameters could save many hours of conversion to a different language. For one
of the most economical moves toward model-driven design, using MATLAB’s HDL coder
would be a great option for engineers that already have the experience using MATLAB.
Altogether HDL coder is a very proficient and powerful tool that can reduce development
cycles with engineers previously exposed or familiar with MATLAB, Simulink, or Stateflow.
The advantages of MATLAB’s extensive libraries of powerful functions could be a desirable
resource to many engineers that would rather worry about higher level design.
Xilinx HLS Tool
The HLS tool originally debuted as the AutoPilot by AutoESL and was received very
well by researchers and industry. It was not until recently when Xilinx purchased AutoESL
that it will become a widely used and powerful tool for hardware engineers to utilize. An
evaluation of the AutoPilot tool has shown that AutoPilot has been able to achieve high
quality of results equivalent to hand-written RTL code, which has been a weakness for HLS
tools in the past. [42] Cong found that the HLS tool produced a design of a sphere decoder
that used between 11 percent and 31 percent less resources than a hand-coded design as well
as improved productivity [1]. In an XCell Journal, the author Nathan Jachimiec highlights
the ease of use and comparing situations for making changes to code that would take days
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for Verilog, but takes only minutes in C code and did not require major modifications as it
would in Verilog. More specifically, he mentions the ease of changing bit widths of FIFOs
and RAMs, partitioning RAMs into smaller memories, reordering arithmetic operations,
and utilizing dual-port instead of single-port RAM [43]. For all of these reasons, the HLS
tool will be a valuable tool for industry.
OpenCL
With Altera’s adoption, and Xilinx’s future adoption, of OpenCL as a model-driven
design component, along with the support and development from industry, OpenCL has
become the clearest competitor as a widely-used standard for model-driven design of FP-
GAs. The two major feats of OpenCL being introduced into the FPGA development cycle
are that it allows software engineers to become part of the design process and accelerates
development of up to 15 times over HDL-based design flows [44]. With these achievements,
design teams can use one of the most commonly used languages with a diverse team of
hardware and software engineers to develop FPGA solutions at much faster paces. OpenCL
also will likely solve the issues with FPGAs typically being avoided for faster design and
prototyping needs, allowing industry to harness the benefits of the parallel architectures of
FPGAs. Many advanced systems already reliant on FPGA architecture will benefit tremen-
dously by reducing development cycles, which in turn reduces cost to companies, as well
as adopting a more diverse design team that does not require the knowledge and design
practices of the HDL languages, making it easier to hire and train within.
In an Altera white paper entitled “Implementing FPGA Design with the OpenCL Stan-
dard” [45], they show that an algorithm implemented using OpenCL across a CPU, GPU,
and FPGA, was much faster and power efficient on the FPGA. The testing showed that
while consuming one third the power of a CPU and one fifth the power of a GPU, the FPGA
was able to perform 375 times the computation of a CPU, and 1.14 times the computation
of the GPU. Ultimately the efficiency of the FPGA was 266 Million simulations per second
per Watt, as compared to 48 for the GPU, and 0.0025 for the CPU [45]. Many papers have
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shown similar results that high-end FPGA implementations of OpenCL code have better
performance per watt and are faster than high-end CPUs and GPUs implemented with
OpenCL [46].
MATLAB Simulink
For engineers primarily focused on DSP design such as the fields in communications,
radar, video processing, among many others, Simulink would be a useful tool to learn. Be-
ing supported by both Xilinx’s System Generator and Altera’s DSP builder, Simulink can
achieve a fast model-driven approach to creating complex signal processing algorithms with
ease. Simulink contains so many advanced and complex functions, drag and drop makes
development incredibly efficient. The integration and collaboration between Mathwork’s
Simulink, Xilinx, and Altera has made not only made Simulink one of the best approaches,
but also one of the most well supported and funded DSP/FPGA solutions as well.
Portability and Interoperability of Different Model-Driven Development Tools
Many of the tools from the previous sections can be used in combination or have some
interoperability to build a design for an FGPA. This section will discuss the portability and
interoperability of the model-driven development tools.
With OpenCL designs will be portable between Xilinx and Altera FPGAs, as well as
other OpenCL devices such as GPUs. The portability of code is not limited with OpenCL
as long as there is a compiler that can target the individual FPGA vendor that can inter-
pret the kernels. Since Xilinx and Altera make up 85 percent of the FPGA market and
currently have the most cutting edge FPGA technologies, designs implemented in this new
standard will most likely be able to move between vendors as the technologies improve.
This allows for quicker product improvements and faster product development times. The
design construct of OpenCL requires a host CPU to run the host program, so this is very
efficient for SoC FPGA applications.
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Xilinx’s HLS tool will likely be one of the most target independent tools because it
directly converts the C/C++/SystemC code to HDL code, allowing easy instantiation into
different projects of different vendors. However, the original code is not portable between
EDA environments because it is locked to Xilinx’s HLS tool. The power of this tool may
make this ideal for some applications where generating an IP core for lasting code may
be necessary. For hardware engineers that typically do not have as much software expe-
rience may find the HLS tool the easiest and quickest transition compared with the OpenCL.
Although Altera and Xilinx each use Simulink to implement the DSP functions for their
FPGAs, they each use different Simulink blocks to create them. Simulink models can be
developed very fast and with ease, however if it is necessary to convert between these two
vendors due to a new FPGA technology the designs must be converted by hand. This
entails switching from the Xilinx blockset to the Altera blockset. There may be issues with
this due to differences within the blocks.
Xilinx System Generator and HDL Coder can efficiently be used together in order to use
Simulink blocks and Xilinx specific blocks. MATLAB has specialty Simulink blocks from
the Communications System Toolbox and DSP System Toolbox that may not be accessible
in the Xilinx blockset, therefore creating a Simulink model and converting it to HDL using
the HDL Coder can be used in combination to Xilinx’s System Generator or Altera’s DSP
Builder.
Possible Suggestions
Several possible suggestions and recommendations for uses of model-driven design tools
are listed as follows:
• Due to the increased use of Simulink in HDL coder, Xilinx’s System Generator, and
Altera’s DSP builder, it would be recommended that DSP engineers begin to learn
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Simulink and transition to this design process. With such a strong DSP and commu-
nications blocksets, creating and testing advanced algorithms with Simulink will save
time and money in the development cycle.
• Development teams with projects requiring strict timing constraints that would like
to reduce development cycles should look to MATLAB HDL coder or Xilinx HLS tool.
Both of these options are high-level synthesis tools, but require more understanding
of the underlying hardware as compared with the OpenCL approach. This would
be a smoother transition for hardware engineers who have the hardware expertise to
evaluate the implementation and perform optimizations.
• Development teams focused on utilizing FPGAs for hardware acceleration and mas-
sively parallel processor architectures for complex algorithms should invest in OpenCL
approaches with Altera’s SDK for OpenCL and Xilinx’s future OpenCL tool. OpenCL
was designed from a software engineers perspective, and although derived from the C
language, it requires a software design style.
• Agilents SystemVue would be a practical choice for engineering firms specializing in
physical layer design of radio systems due to the strong RF simulation environments
and simulation references of wireless standards.
2.3 Chapter Summary
Chapter 2 discussed FPGAs and model-driven development tools. Much like a tutorial,
this chapter discussed the modern day structures of FPGAs, the modern FPGA advance-
ments such as SoC and partial reconfigurability, and current FPGA technologies by com-
paring FPGAs and applications. Model-driven development tools were also discussed by
outlining the design flow of the hardware description languages and describing the various
framework languages that they are composed of. The FPGA model-driven development
tools were described and included MATLAB’s HDL Coder, Xilinx’s HLS Tool and System
Generator, Altera’s SDK for OpenCL and DSP Builder, and Agilent’s SystemVue software.
Finally, the tools were compared showing that each had there own benefits, and descriptions
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The primary goal of the design aspect of this project was to evaluate model-driven
development tools as applied to the development of software-defined radios. This was ac-
complished by a detailed performance assessment of both a model-driven design and a
hand-optimized design of a basic SDR system implemented on an FPGA-based SDR plat-
form. An evaluation was then conducted to determine the performance, efficiency, and
differences of a model-driven design as compared with the hand-optimized design. The sec-
tions of this chapter describe how the designs were implemented and how the performance
assessment was conducted.
3.1 SDR Design Specifications and Implementation
The architecture and framework of the project was based on the hardware of a ZedBoard
academic edition with a Zynq-7000 SoC. The Zedboard was chosen due to the increased
use in academia and projects, support and forums, and its integration with the Analog
Devices FMComms1 RF front-end. An experimental design study was conducted to deter-
mine the feasibility of including the Analog Devices FMComms1 board as a RF front-end
in the project, which would allow the signal to transmitted and received over-the-air. How-
ever, it was determined that this inclusion would not be practical given the project time
constraints due to a lack of development in the area that it would be applied for this project.
30
The software that was used to implement the SDR were Mathworks Simulink, Math-
works HDL Coder, Xilinx ISE 14.4, and Xilinx iMPACT. Simulink and HDL Coder was used
to generate the VHDL code for the model-driven designed SDR system. The design used
Simulink models, as opposed to MATLAB code, due to the higher level of abstraction that
is more desirable for both industry and academia. The VHDL code of the model-driven
designed SDR system generated by HDL Coder was then be rewritten and optimized to
create the hand-optimized SDR system. Xilinx ISE was used with the VHDL coded de-
signs to create testbenches for design performance assessments. Xilinx ISE was also used to
integrate each model into a project and bitstream generation for programming the FPGA
on the Zedboard. Each design was implemented in the fabric of the FPGA and verified for
correct hardware operation.
SDR Design Components
The basic SDR design was implemented on the FPGA-based SDR platform and con-
sisted of a digital data source, a transmit data chain, and receive data chain, as shown in


















Figure 3.1: Overview of a basic communications system.
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data chains. The transmit data chain consisted of a digital data modulator and a pulse
shaping filter. The receive data chain consisted of a matched filter and a digital data de-
modulator. These SDR design components were chosen to implement a basic SDR system
because they accomplish most of the necessary aspects of a basic communications system.
Carrier recovery, timing recovery, equalization, and many other receive chain blocks were
not included due to the complexities involved. The second reason they were not included
was because they did not apply directly to the goal of this project. The modulation scheme
chosen was Binary Phase-Shift Keying (BPSK), due to its simplicity and its availability as
a Simulink block in HDL Coder. The pulse shaping and matched filters were chosen to be
a square root raised cosine (SRRC) filter due to its availability as an FIR filter block in
HDL coder, as well as meeting the desired Nyquist inter-symbol interference (ISI) criteria.
Both of these choices were determined for their ease of implementation allowing more time
for performance assessment or hand-coded optimizations. Table 3.1 specifies the choices for
each component of the system.
Table 3.1: Table of communications system components.
Communications System Components
Component Selection
Digital Data Source PN Sequence Generator
Digital Data Modulation BPSK Modulator
Pulse Shape Filtering FIR Interpolation Filter
Match Filtering FIR Decimation Filter
Digital Data Demodulation BPSK Demodulator
The HDL Coder does not automatically add registers within a block without declara-
tions. Therefore, the placement of the registers was needed. A series of input pipeline
registers were placed around each block for the purpose of preventing timing errors between
blocks, with the exception of between the digital data source and the digital data modulator.
Each filter required many adders and multipliers. Therefore, a register was placed between
each adder and/or multiplier, effectively implementing a pipeline and adder trees. Both of
these actions helped prevent timing errors and ensured setup times of the follow on registers
was acceptable. The hand-optimized version did not result in exceptions to these rules, but
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found excessive components and removed them for the leanest possible operations. Rollover
of data values during the multiplication or addition stages was prevented in the design by
allowing saturation instead. The purpose of this process was to preserve accuracy of the
data at the expense of extra hardware. The register placement guidelines was maintained
for the hand-optimized design as well.
During the project there were several different models created. The two most important
models were the BPSK model-driven and BPSK hand-optimized designs. These were the
primary models used for the performance assessment aspect of the project as described
above. However, there were three additional Simulink models created. The first additional
model converted the BPSK model-driven design to a QPSK system, specifically to show
the ease of swapping components using Simulink. The second additional model determined
a method of how to integrate MATLAB code into a Simulink model. The third additional
Simulink model determined a method for how to integrate existing VHDL code into a de-
sign. These three models were produced and chosen specifically because development cycles
for academia or industry may require using HDL Coder in several different ways. Sometimes
there will be a need to integrate existing code or implement MATLAB code when there are
no available blocks for the system. A description of how to best do both of these tasks was
determined and described in Chapter 4.
Finally, in order to ensure correct operation of each of the two primary designs, both
testbenches were written and simulated, and hardware verification was performed. A base-
line for correct data was necessary to ensure testbenches were designed correctly, in order to
verify the correct output sequences of the system.Therefore, the Simulink model that pro-
duced the model-driven VHDL design was used as the primary baseline because it simulated
the correct operations of the system. Although the Simulink model was used as a baseline,
it only produced the output of the system. Therefore a hand-coded MATLAB model of the
system was created in order to allow for more dynamic testing situations. These situations
included applying alternative inputs and testing single components for correct output. The
hand-coded MATLAB system model was verified for correctness by comparison with the
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Simulink model. Table 3.2 shows all of the models that were created, their languages and
environments, and their purposes.
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In order to determine the performance of the model-driven design, it was compared with
a hand-optimized design. The following descriptions outline how the performance assess-
ment was conducted.
The hand-optimized design did not use currently available core generation tools. Xilinx’s
Filter Compiler can produce both filters used in this project. However, this tool was not
used for several reasons. Filter Compiler produces many excess controls that would have
to be added to the BPSK Simulink model. These controls were difficult to determine due
to the inability to see the base HDL code produced by the compiler, making verification
difficult. The more important reason that the filter compiler was not used was that the
primary purpose of the project was to determine the performance of HDL Coder with a
hand-optimized approach, allowing a clear understanding of the excesses of the HDL Coder
design. Using the filter compiler would be a direct comparison with other tools.
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After development of each SDR system, hardware verification was performed with an
error counter that tracked the number of errors that occurred in each system. The error
counter was built to compare the output of the system with a delayed output of digital data
source. The length of the shift register needed to implement the delayed data source was
determined by simulations of testbenches, and was be applied to each error counter for their
respective designs. The error counter was incremented when the values entering and exiting
the system were different. The number of errors was displayed on the LEDs of the Zedboard.
Two separate resets were implemented for each designed system. The first reset was used
for the SDR system, while the second reset was used for the error counter. On an error
counter reset, several errors occurred until the first value from the data source propagated
through both the error counter shift register and the SDR system. Once errors stopped
occurring, the error counter was no longer enabled, which was reflected by the LEDs hold-
ing steady on a single value. An operational length of 3 seconds without any new errors
observed on the LEDs was considered acceptable for hardware verification. Three seconds
was justified due to a short maximum length of the sequence being generated (2.52 µS) and
the continual stream of correct results after significant computation.
Resource utilization is a factor for model-driven design due to the expected lack of opti-
mizations by model-driven tools. Therefore, resource utilization tables outlining the number
of flip-flops, registers, DSP slices, and other hardware were generated for both designs, with
the exclusion of the hardware verification error counter module. The resource utilization ta-
ble was then compared and described for each model. Tables were also generated outlining
the most widely used elements for each design such as the number and size of adders, multi-
pliers, and bit reductions/saturation checks. These tables provide more insight to elements
of each design and resource consumption. Finally, an explanation of design contributions
to the differences of hardware utilization between the two models will be presented as well.
Timing analysis was performed in several ways such as the simulation of testbenches,
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visual code inspection, modeling of system in MATLAB, and noting maximum allowable
frequencies for each design. Simulations of created testbenches provided insight into the
delays involved between each block, within each block, and for each system as a whole,
and were be recorded. These checks were performed, compared, and described for both
the model-driven and hand-optimized designs. Tables outlining the delays for each system
and their components were created and presented as well. Finally, an explanation of de-
sign contributions to the differences of timing between the two models was presented as well.
Several testbenches were created to determine the correct operations, as well as the
timing analysis of the system, and applied to each design. A testbench for the overall sys-
tem was created to test the output of the system. This testing also included counting the
number of delays induced by registers in the system by reading VHDL code and running
simulations on ISim. The output was verified such that it was identical to the input of the
system by means of assert statements, using the known input and delay. Testbenches were
produced for the BPSK modulators and demodulators, for both designs. These testbenches
applied a range of inputs and were verified, with the use of assert statements, for correct
operation. The BPSK modulation has a binary 1-bit input, therefore only two values were
checked. However, the demodulator had a larger input range and thus the full range was
verified by applying numbers at the extremes and close to the decision regions. Two test-
benches were developed to verify operation for the FIR Transmit filter. The first testbench
applied an impulse to the filter to show the impulse response, which produced the output
of the coefficients in order. This test used an assert statement to verify that each of the
coefficients made it through the filter correctly. The second testbench created for the FIR
transmit filter was a maximum value test. This test was developed to test a unique opti-
mization made to the hand-optimized design, which is explained further detail in Chapter
4. The purpose of this test was to verify that the filter could correctly produce its max-
imum possible output after applying an input sequence that would cause this condition.
The hand-coded MATLAB system model was used to determine the correct output, which
was applied to the testbench in the form of assert statements. The last testbench created
was for the FIR receive filter, which is very difficult to determine how to test. Therefore,
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the input sequence was chosen to be the output of the FIR interpolation filter after reset.
This input sequence was determined using the hand-coded MATLAB system model, which
also produced the expected output used for comparison as well. This test ensured correct
operation of the convolution produced by the filter and was verified using the assert state-
ment. All test benches were simulated by ISim and visually inspected for correctness as
well. Each testbench was adjusted for known pipeline register delays and applied to both
the model-driven design and the hand-optimized design.
Implementation times and difficulty of development was recorded, compared, and as-
sessed as well. The values determined were difficult to apply industry wide. However, they
provide insight to the feasibility of using the current version of HDL Coder as a FPGA
development tool for academia and industry. A series of best practices for model-driven
design using HDL Coder was established and described that were derived from experience
with HDL Coder over the course of the project. The primary purpose of established best
practices will be to aid future FPGA development in academia and industry for better
practices with design and productivity.
3.3 Chapter Summary
Chapter 3 discussed software-defined radio specifications and implementation objectives
and how the performance assessment will be conducted. The SDR design specification
and implementation section discussed the hardware components and software tools used to
create the designs. This section also presented the SDR design components of the radio
designs, the register placement for each design, and all of the model design types to be
created. The performance assessment section discussed how hardware verification would
be performed for the designs implemented on the hardware components. This section also
detailed how the timing analysis would be conducted as well as outlines the testbenches to
be created to analyze the timing information as well as simulate correct operations of each
system and system components. Finally, this section described the analysis of implementa-
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tion time and difficulty of development between the two designs, as well as an establishment




In order to establish the effectiveness of a model-driven tool, such as HDL Coder, the
tool must be compared with the method it must replace. One method of accomplishing this
is developing two designs that produce the same results, one with the tool, and one without.
This chapter discusses the implementation phase of developing two designs to be used for
comparison. The first design used MathWorks HDL Coder tool to create a Simulink model
of a BPSK model-driven communications system, which was then converted to VHDL us-
ing the HDL Coder Workflow Advisor. The process of creating the BPSK model-driven
system, VHDL code generation, and the resulting VHDL code is presented. After the
model-driven VHDL code was generated, a hand-optimized design was created. This BPSK
hand-optimized design removed the inefficiencies of the HDL Coder design. Three more
designs were created to show alternative methods for using the HDL Coder tool. These
models were not used in the performance assessment. The first of these models presented
shows the ease of block replacement by converting the BPSK Simulink model into a QPSK
model. The second of these models presented shows the ease of developing a block using
MATLAB code when a desired block is not available, or to replace developing HDL code by
hand. The third and final of these models presented shows how to integrate existing HDL
Code into a design developed with HDL Coder.
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4.1 BPSK Model-Driven Design
The BPSK model-driven design was generated in several phases using Simulink, HDL
coder, and Xilinx ISE. The first phase consisted of developing a communications model in
Simulink to reflect the major functionality of the design using blocks that were supported
by the HDL coder. The second phase consisted of using the HDL coder Workflow Advisor
to generate VHDL code from the model. The third phase consisted of integrating the HDL
coder generated VHDL code into Xilinx ISE project to generate the bitstream. The last
phase involved downloading the bitstream to hardware for verification of expected function-
ality.
4.1.1 Model-Driven Simulink Design Description
The BPSK model that was designed contained a digital data source, transmitter chain,
receiver chain with an output. The transmit chain consisted of a data source, a modulation
block, and transmit pulse shaping filter. The receive chain consisted of a receive matched
filter, and demodulation block. Each component of the Simulink design is described in
detail as well as an explanation of the function of each component. Figure 4.1 shows the
Simulink model created for this design.
Figure 4.1 shows the transmit chain consisting of the PN sequence generator as the data
source, a BPSK modulator, and the FIR interpolation filter. The output of the transmit
side of the communications model is labeled as “To FMComms”. This output represents
the signal to be sent to a potential RF front-end for transmission, however was only used for
testing. This signal is then looped back to the receive chain to be match filtered by the FIR
decimation filter and demodulated by the BPSK demodulator. The output of the Simulink
model labeled “To DataSink” is the received data and is used for both HDL generation and
hardware verification.
The data source was produced by selecting a PN sequence generator block from the
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Figure 4.1: BPSK communications system model using Simulink. The model includes
a PN sequence generator block, BPSK modulation and demodulation blocks, and FIR
interpolation and decimation filter blocks. The legend shows the sample times of the model,
which are each represented by different colors for the blocks and connections between them.
Simulink block library, using the default settings. The PN sequence generator is imple-
mented using a linear feedback shift register (LFSR) with a 7-bit polynomial set to the
binary vector [1 0 0 0 0 1 1] (read in descending order), where the 1’s represent the shift
register elements to be XORed together. Note that the top bit is excluded in the XOR
process. The LFSR was also set to be initiated with the binary vector [0 0 0 0 0 1] (read
in descending order). These values will produce an output sequence of length 63. The PN
sequence generator sets the sampling time of the Simulink model because it is a digital
source, which affects the sampling times of subsequent blocks. A sampling time of 40 ns
was chosen and entered into the settings of the block, due to the multirate design and a
100 MHz clock source from the Zedboard. The LFSR will produce a new bit at a frequency
of 25 MHz. The output of the LFSR was set to produce the “smallest unsigned integer”
which is converted in HDL Coder to an unsigned 1-bit integer.
The BPSK modulator block was chosen from the Simulink library to perform the mod-
ulation of the data. Modulation This block will take in 0’s and 1’s to produce 1’s and -1’s
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respectively, with the option for a phase offset to adjust the resulting output values. A
phase offset of 0 was chosen for this design. However, with a phase offset of pi, the output
would produce a -1 and 1 for inputs of 0 and 1, respectively. As can be seen, this block could
potentially produce imaginary values and therefore becomes the first block to output both
real and imaginary output values. The user defined outputs were set to produce signed 2-bit
integer values. Although the BPSK block may not produce an imaginary output, such as
the chosen phase offset of 0, the HDL Coder will automatically create an imaginary output
and set this value to zero.
Figure 4.2: Plots of BPSK constellation diagrams from the BPSK modulator Simulink
block. The red Xs show the desired locations for the BPSK symbol. The blue circles shows
the actual location of the symbol based on the user defined output data type. The plot on
the left used a 0 radian offset and a signed 2-bit integer for the user defined output data
type. The plot on the right used an offset of pi4 radians and a signed 2-bit integer for the
user defined output data type. Notice that a phase offset of pi4 and a signed 2-bit integer
output does not produce a symbol with a magnitude of 1.
The plots in Figure 4.2 are the output constellations of the BPSK modulator block and




2 properly for both the real and imaginary parts, and will assign ones
to both. Ones for both the real and imaginary parts of the output cause the magnitude to
equal
√
2, which may not be desired in the system.
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The filters for both the transmit pulse shaping and matched filters are identical and were
designed with MATLAB’s filterbuilder tool. The filter was designed as a square root raised
cosine filter, with 4 samples per symbol, an order of 80, and a roll-off factor of 0.25. The
combined response of the transmit pulse shaping filter and matched filter using two SRRC
filters should reproduce the original data after downsampling, therefore the coefficients were
normalized by the square root of the energy of the coefficients. The filter coefficient plot
and magnitude response plot of the SRRC transmit pulse shaping filter and matched filter
is shown in Figure 4.3.
Figure 4.3: Transmit pulse shaping and matched filter plots. Both are a square root raised
cosine filter with 4 samples per symbol, an order of 80, and a rolloff factor of 0.25. On the
left is a plot of the filter coefficients and on the right is magnitude response of the filter.
Passband is measured at 6dB and the stopband attenuation is measured at -33dB.
The transmit pulse shaping was implemented with a FIR Interpolation block, which
interpolates the signal by some factor and then applies a FIR filter specified by the user.
This block will take in signed 2-bit integers at a rate of 25 MHz and produces a pulse shaped
signed 16-bit output signal at a rate of 100 MHz. The block in Simulink is implemented
by scaling the coefficients by the interpolation factor and then applying the filter with a
polyphase structure. The coefficients and the output data type were user specified to be
signed 16-bit integers with 15 fractional bits.
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A 16-bit output was chosen due to initial plans to integrate the FMComms1 board,
which accepts a signed 16-bit integer to the DAC. However, this device was not used in
the design. The largest producible output of the filter occurs when the all of the signs
match between the input symbols (1’s and -1’s) and the filter coefficients in the correct
order. When this occurs, the peak output value comes from the third subfilter, h(4n+2),
at a value of 0.9028. Since the peak value is less than 1, the output does not require any
non-fractional bits. Therefore, 15 fractional bits and 1 signed bit is acceptable to maintain
precision.
Figure 4.4 shows a basic interpolation (polyphase) filter structure. The filter coefficients
will be broken in 4 subfilters, by selecting every 4th coefficient. The input symbol from the
modulator will be shifted into the shift register at a 25 MHz rate, which holds the current
and previous 20 symbols. During the 40 ns period of the symbol, each subfilter will be se-
lected, in order, for 10 ns and apply a convolution. Each coefficient of the selected subfilter
is multiplied by a symbol in the shift register (in a time reversed order). The results of the
multiplications are then all added together, and the result is output by a 100 MHz output
register at the end of the 10 ns period. For every symbol that is shifted in, 4 samples are
output at a 100 MHz rate.
The matched filter was implemented using the corresponding FIR Decimation block.
This block implements the filter with a polyphase filter structure to downsample and filter
the signal. The structure uses a decimation factor of 4 and filter order of 80. The input is
a signed 16-bit integer with 15 fractional bits. The coefficients are stored as signed 16-bit
integers with 15 fractional bits as well. The output data type of this block is a signed
16-bit integer with 14 fractional bits. The fractional bits are lower because the result of this
receive filter can have an amplitude as high as 1.8, which requires at least 1 non-fractional
bit. Therefore, there is 1 signed bit, 1 non-fractional bit, and 14 fractional bits.
Figure 4.5 shows the basic decimation filter structure. Each sample is input to a com-
































Figure 4.4: FIR Interpolation block with a polyphase filter structure, interpolation factor
of 4, and a filter order of 80. Light blue blocks function at a clock rate 4 times greater
than the dark blue blocks. This polyphase filter structure will take in a new input sample
at a 1/4th the clock rate of the output samples and filter with each of 4 filter coefficient
sets. Three zeros are appended to the filter h to make each to make the same number of
multiplies for each phase.
multiplied by the time inverse of each corresponding subfilter. The results of each of the
81 multiplies are added together and fed to a output register that only takes in every 4th
result by using a 25 MHz rate. In the implementation of the decimation filter, there are
alignments needed to ensure the correct result such as commutator order. However, this is
a simple explanation for the structure chosen in the Simulink model.
The BPSK demodulator block was chosen to perform the demodulation. This block
allows for a phase offset similar to the BPSK modulator block. This block receives a new







































Figure 4.5: FIR Decimation block structure with a polyphase filter structure, downsampling
factor of 4, and a filter order of 80. Light blue blocks function at a clock rate 4 times greater
than the dark blue blocks. The input samples go through a commutator to be fed to 4
separate shift registers. The results of the multipliers and adders propagate to the output
register which accepts every 4th sample to output.
a 1 for an input value equal to or greater than zero, and output a -1 for an input value less
than 0. The output of this block will produce an unsigned 1-bit value to match the 1-bit
value created by the PN sequence generator. However, this will include a delay due to the
convolutions and memory elements of the filters. The result of this block is the output of
the system labeled “To DataSink”.
Figure 4.6 shows two plots. The plot on the left shows the output of the transmit side
of the model that could be sent to an RF front-end such as the FMComms1 board. The
plot on the right shows the received data after demodulation. The values in these two plots
are not correlated, but were chosen to show the testing environment in Simulink. There is
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Figure 4.6: Plots produced during testing of the Simulink communications system model.
The figure on the left shows the output of the interpolation filter. This signal could be sent
to an RF front-end. The plot on the right shows the demodulated received signal.
a difference in time between the input of the system and the output of the system due to
the nature of a convolution which skews data in time. Using Simulink for model verification
made checking results very simple.
4.1.2 HDL Coder Conversion
A hardware engineer that builds systems using FPGAs must understand the timing and
basic components of each design, where data types and registers matter for resource usage
and timing. These are typical considerations that are abstracted from software engineers,
who do not work with FPGAs. The HDL coder allows for a higher level of abstraction,
but these considerations must be understood to use the tool effectively. The process of
converting the model to work with HDL coder and to be converted to working VHDL is
described in detail in this section.
The first step in the conversion process involves opening the HDL Coder Workflow Ad-
visor. Attempting to convert the model described above results in timing issues and will
not allow the VHDL code to function on a board. The reasons for the VHDL code not
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working on the board are simple. The HDL coder does not add unnecessary registers unless
specified by the user. This allows the user to select the positions within the component
to apply pipeline registers. In the FIR decimation filter of the Simulink model, the block
will need to accomplish 1 stage of 81 multiplies in parallel, plus 7 stages of 81 adds (by
means of an adder tree), in one clock period. The propagation delays between all 8 stages
of hardware elements was greater than the required time for the setup time of the output
register. Initial testing on the Zedboard verified this to be true. To rectify this issue, either
the clock period must be lengthened or pipeline registers must be added in the path to
accommodate the propagation delays. The second option was chosen.
After evaluation of the design, there were input registers added to each block except
the PN sequence generator and the BPSK modulator. This exception was justified because
the output of the PN sequence generator was a register itself. This was accomplished by
right clicking on the block and selecting “HDL Code” and then “HDL Block Properties”.
After selecting this menu option there was a window that defined how to implement the
selected block, and had many options for pipelining within the block or adding input/out-
put registers. The options vary depending on the block. Both the BPSK modulator and
demodulator blocks only allowed a default architecture with constrained output pipeline,
input pipeline, and output pipeline settings. However, the user can specify how many reg-
isters are desired. For the demodulator, an input register was added. For both the FIR
interpolation and decimation blocks, many more options were available. Each had several
types of architectures available, including: distributed arithmetic, fully parallel, fully serial,
and partly serial. For each choice of architecture there were many different implementation
parameters. Fully parallel architecture was chosen for both filters. The implementation pa-
rameters for a fully parallel architecture include: add pipeline registers (on/off), coefficient
multipliers (multiplier/canonical signed digit/factored-CSD), constrained output pipeline,
input pipeline, multiplier input pipeline, multiplier output pipeline, and output pipeline.
For both filters, the add pipeline registers was turned on and an input pipeline register was
added. For the interpolation filter, one multiplier output pipeline was added and was not
needed for the decimation filter. By default, the decimation filter already had one. These
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settings for the model allowed for the design approach for pipeline registers from Chapter 3,
and the timing constraints, to be met for operation on hardware. The HDL block properties
window is shown in Figure 4.7.
Figure 4.7: HDL Coder HDL block properties for Simulink FIR interpolation block. This
window shows the options available for architecture type and parameters related to the
architecture type in order to customize the HDL implementation. Each block in Simulink
that is compatible with HDL coder will have a HDL properties block similar to this one.
After completing the model for HDL Coder block properties, that included adding neces-
sary pipeline registers, the next step used the HDL Coder Workflow Advisor to convert the
model to VHDL. If the model has been setup properly, the Workflow Advisor is very simple
to operate and generates code quickly. There are 4 primary steps including: “Set Target”,
“Prepare Model for HDL Code Generation”, “HDL Code Generation”, and “FPGA Synthe-
sis and Analysis”. In the first step, the user sets the target device and synthesis tool. The
first option is target workflow which can be “Generic ASIC/FPGA”, “FPGA-in-the-loop”
(requires HDL Verifier), “FPGA Turnkey” (applies to evaluation boards), “xPC Target
FPGA I/O”, and “IP Core Generation”. The Generic ASIC/FPGA target workflow was
chosen to apply toward the Zynq-7000 SoC of the Zedboard. Xilinx ISE was chosen for
the synthesis tool, the specific Zynq-7000 SoC was chosen based on specifications, and the
project folder location for the generated VHDL code was set.
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The next step was “Prepare Model for HDL Code Generation”, which did not require
adjusting settings, but provided necessary checks for proper code generation. The checks
involved include: Global settings, algebraic loops, block compatibility, and sample times.
Assuming there are no problems during these checks, the advisor can advance to the “HDL
Code Generation” step. Within this step are 3 important substeps that allow the user to
define many parameters for code generation. On the “Set Basic Options” substep, the user
can select whether VHDL or Verilog will be generated and which reports to generate. In the
substep entitled “Set Advanced Options”, there are many options from setting the names or
postfixes for different signals or components to the design, to optimizations. The user can
define the data type of inputs and outputs as well as specifics about coding style. For the
optimizations tab, the user can optimize the timing controller, minimize clock enables, hi-
erarchical distributed pipelining, and balance delays. Balance delays will analyze the model
and add delay registers along specific data paths to match delays induced by hardware so
that the system retains functional integrity. With Simulink, this may become an issue due
to the way Simulink works. Simulink solves the model at discrete instances which does not
account for hardware delays. Therefore, a delay in one block may take longer than a delay in
different block. If the output of both blocks are required at the input of a third block, there
will be a need for delay balancing to correct this hardware timing offset. Delay balancing
was selected to ensure that the FIR decimation filter would receive the correct alignment of
the input data, otherwise it would not operate correctly. The third substep contains options
to set the testbench parameters such as clock timing and hold/setup times. Finally, the user
can choose to generate the HDL code, testbench, cosimulation model, and validation model.
The fourth and final step is “FPGA Synthesis and Analysis”, which allows the user to
use third-party synthesis software from Xilinx or Altera to perform synthesis, mapping, and
place and route functions. This step will create a project and perform these steps for the
target hardware without having to start a project in the third-party IDE. The user has the
ability to review each step to determine important information. Assuming these steps pass,
HDL coder will annotate the model with synthesis and timing information that allows a
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Figure 4.8: Example of HDL Coder’s Workflow Advisor.
visual analysis on the Simulink model itself, highlighting critical paths. Using the Xilinx or
Altera IDE and opening the project allows a quick start to bitstream generation.
After the build of the Simulink model was complete, HDL code was generated using the
Workflow Advisor. Careful analysis was made to the structures the tool created, as well
as the deficiencies, and required an iterative process between Simulink model adjustments
and HDL Coder VHDL code generation to determine the extent of what the tool produced.
The HDL Coder produced VHDL code that had very little registers unless it was necessary
for the components function, such as the LFSR of the PN sequence generator, and the
FIR Interpolation/decimation filter’s input shift register and data hold registers. Due to
this issue, the FIR interpolation filter, the FIR decimation filter, and BPSK demodulator
were given input registers. The BPSK demodulator was given a output register to allow
a constant value for the output. Without these delays, the hardware may not have time
to implement all of the adds and multiplies between the existing registers. Starting at the
output of the BPSK modulator with no phase shift, the model produced a complex result
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with constant zeros for the imaginary. This complex value, although non-changing, caused
the FIR Interpolation filter, FIR decimation filter, and BPSK demodulator to create code
for the complex results as well, significantly adding unnecessary hardware.
4.1.3 Model-Driven VHDL Design Description
Through the process of building a Simulink model, using HDL Coder to create VHDL
code, and the iterative process of making slight changes to get the desired design, a func-
tional design was created. The resultant code produced was used for the model-driven design
to compare with the hand-optimized design. This section describes the design produced by
the HDL Coder, with the exception of the unnecessary complex components created by the
HDL Coder.
The main top module called CommSystem will be described first. Figure 4.9 shows
the configuration of the module. Contained in this module is the PN sequence generator,
a timing control module, BPSK modulator/demodulator modules, and the FIR interpola-
tion/decimation filter modules. The PN sequence was created in the top module using a
shift register operating at a 25 MHz clock rate and an XOR. The 5th and 6th elements of
the register were fed back into the input, or 1st element. The output of the PN sequence
generator was a 1-bit signal from the 6th element of the shift register and fed into the BPSK
modulator. The modulator contained a simple conditional signal assignment that output a
signed 2-bit 1 for an input of 0 and a -1 for an input of 1. The output of the modulator
was fed into the pipeline register of the FIR interpolation filter, that was specified in HDL
Coder. The interpolation filter produced a 16-bit signed output operating at a 100 MHz
clock rate, which was fed into 3 serial pipeline registers of the same frequency. One of these
registers was the specified input pipeline register for the FIR decimation filter, while the
other two were created by HDL Coder to match the delays needed for the FIR decimation
filter to operate correctly. The signed 16-bit signal was input to the FIR decimation filter
and output at a 25 MHz clock rate. The signed 16-bit output of the filter was sent to the
specified input pipeline register of the BPSK demodulator, which used 3 simple conditional
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signal assignments and a LUT to convert values between 0 and 32767 to a 1-bit 0, and
values between -32768 and -1 to a 1-bit 1. The output of the BPSK demodulator was then






























































Figure 4.9: Model-driven communications system hardware structure. Dark blue registers
operate at 25 MHz, while the light blue registers operate at 100 MHz. The PN sequence
generator generates data at 25 MHz, which changes to 100 MHz in the FIR interpolation
module. The data rate then changes back to 25 MHz in the decimation filter.
The timing control module produced 4 different signals for the purpose of handling the
clock enables for the multi-rate design, in which the data moved at both the 100 MHz rate
and the 25 MHz rate. Two of the enable signals, enb and enb 1 1 1 were also used to enable
the 100 MHz components. They were created by, and reproduce, the clock enable of the
system and are used to prevent registers from latching new data when the system should be
temporarily halted. These two enables were also used to enable the 100 MHz components.
One enable signal, enb 1 4 0, went high when a 2-bit counter reached a count of 0, to allow
the pipeline registers within the CommSystem to operate at the 25 MHz rate. The last
enable, enb 1 4 1, signal went high when the counter reached 1, and was used specifically
for the clock enable output of the system. This enable allows CommSystem to be integrated
with a larger system, which was not used. Table 4.1 shows the configuration of enables.
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Table 4.1: Table of model-driven top module clock inputs.
Enable Inputs
Module Enable Data Rate
PN Sequence Generator Enb 1 4 0 25 MHz
BPSK Modulator None N/A
Pipeline Register 1 Enb 1 4 0 25 MHz
FIR Interpolation Filter Enb 1 1 1 100 MHz
Pipeline Register 2 Enb 100 MHz
Delay Match Register 1 Enb 100 MHz
Delay Match Register 2 Enb 100 MHz
FIR Decimation Filter Enb 1 1 1 100 MHz
Pipeline Register 3 Enb 1 4 0 25 MHz
BPSK Demodulator None N/A
Pipeline Register 4 Enb 1 4 0 25 MHz
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Figure 4.10: Model-driven FIR Interpolation Filter Hardware Structure.
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The FIR interpolation filter structure is shown in Figure 4.10. The filter received a
signed 2-bit input at a 25 MHz rate. Using a 2-bit counter operating at a 100 MHz rate,
this filter selected 1 of 4 subsets of the signed 16-bit coefficients. When the next input
arrived at the filter it selected the first subset for the first 10 ns, the second subset for the
next 10 ns, the third subset for the next 10 ns, and finally the fourth subset during the last
10 ns of the 40 ns input data period. The current input was fed directly into a multiplier as
well as a shift register that held the previous 20 inputs. In the first 10 ns of the input data’s
40 ns period, the first subset of coefficients were multiplied by the current input and the
previous 20 inputs. The current input was multiplied by the first coefficient of the subset,
while the oldest input data was multiplied by the 21st coefficient. This process was repeated
with the second subset of coefficients with the same inputs in the next 10 ns, and so on.
The results of these multiplies produced 21 signed 18-bit values per 10 ns period. Each of
the 21 signed 18-bit values were latched by the specified multiplier output pipeline at a 100
MHz rate.
The pipeline values were then fed into bit reduction units with saturation checks that
reduced all 21 signed 18-bit values to signed 17-bit values. Using a conditional signal as-
signment, the highest two bits were checked. If the MSB was a 0 (meaning positive number)
and the next bit was a 1, then the result of the bit reduction was saturated. If the result
was saturated in this case, the output produced all ones with an MSB of zero. If the MSB
was a 1 (meaning negative number) and the next bit was a 0, then the result of the bit
reduction was saturated. If the result was saturated in this case, the output produced all
zeros with an MSB of one. If a saturation did not occur, then it simply selected the lowest
17 bits of the signal (which carried the same sign). The outputs of the bit reductions were
then fed into the first stage of an adder tree.
The first adder stage took 20 of the 21 17-bit values and added them in pairs. The
remaining 17-bit value was bypassed, which happened in subsequent stages when the num-
ber of values was odd. The output of this adder stage was 10 18-bit values, which was
then passed into bit reductions to create 10 17-bit values. After the bit reduction, the 10
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values were recombined with the bypassed 17-bit value and were then passed into a specified
pipeline stage. These three stages (adder, bit reductions, pipeline) were repeated several
times, reducing the number of values from 11, to 6, to 3, and then to 2. After the 2 re-
maining 17-bit values exited the last pipeline stage, they went through an adder, then two
bit reductions until there was only 1 16-bit value. This 16-bit value went to two places, a
data hold register and a multiplexer. The multiplexer allowed the result of the filter to pass
through to the output when the clock enable is high, else output the value held in the data
hold register.
Table 4.2: FIR Interpolation Filter Input Data.
FIR Interpolation Filter Input Data
Data Number Data Type Data Rate
Filter Input 1 2-bit 25 MHz
Input Shift Register 20 2-bit 25 MHz
Subfilter 1-4 Coefficients 21 16-bit 100 MHz
Table 4.2 shows the input values of the FIR interpolation filter up to the multiplier.
The filter input was held for 4 clock cycles, while the coefficients cycled from subfilter 1
to subfilter 4 on each clock cycle. Table 4.3 shows the internal stages of the interpolation
filter. These tables aid in understanding the internals of the interpolation filter.
The FIR decimation filter structure is shown in Figure 4.11. The FIR decimation filter
received 16-bit signed values at a 100 MHz rate after they exited the FIR interpolation
filter and 3 pipeline registers (used for timing alignment). The filter had 4 phases similar
to the interpolation filter. However, instead of changing coefficients, it loaded the 100 MHz
input into 1 of 4 different 20 x 16-bit input shift registers. Each shift register was enabled
by a 4-bit ring counter. The order that they were loaded was [1 4 3 2]. Each register
individually shifted in a value at a 25 MHz rate due to the enables generated by the ring
counter. If an input of [1 2 3 4 5 6 7 8 9 10 11 12] entered the filter, registers 1 through
4 would contain [1 5 9], [4 8 12], [3 7 11], and [2 6 10], respectively (if shifted left). The
input and input shift registers 1-4 were fed to 81 multipliers, and were then multiplied
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Table 4.3: FIR Interpolation Filter Internal Stages.
FIR Interpolation Filter Internal Stages
Block Input(s) Data Bypassed Output
Multipliers (21 x 2-bit) (21 x 16-bit) 21 x 18-bit
Pipeline Stage 1 21 x 18-bit 21 x 18-bit
Bit Reductions 21x 18-bit 21 x 17-bit
Adder Stage 1 20 x 17-bit 1 x 17-bit 10 x 18-bit
Bit Reductions 10 x 18-bit Same as above 10 x 17-bit
Pipeline Stage 2 11 x 17-bit Recombined 11 x 17-bit
Adder Stage 2 10 x 17-bit 1 x 17-bit 5 x 18-bit
Bit Reductions 5x 18-bit Same as above 5 x 17-bit
Pipeline Stage 3 6 x 17-bit Recombined 6 x 17-bit
Adder Stage 3 6 x 17-bit 3 x 18-bit
Bit Reductions 3 x 18-bit 3 x 17-bit
Pipeline Stage 4 3 x 17-bit 3 x 17-bit
Adder Stage 4 2 x 17-bit 1 x 17-bit 1 x 18-bit
Bit Reductions 1 x 18-bit Same as above 1 x 17-bit
Pipeline Stage 5 2 x 17-bit Recombined 2 x 17-bit
Adder Stage 5 2 x 17-bit 1 x 18-bit
Bit Reductions 1 x 18-bit 1 x 17-bit
Bit Reductions 1 x 17-bit 1 x 16-bit
Multiplexer 1 x 16-bit 1 x 16-bit
with all 81 16-bit stored coefficients. The input and input shift registers were multiplied
according to Table 4.4. The multiplies not listed follow the convention of next newest in-
put sample in respective input shift register to increasing coefficient of the respective subset.
The multiplier stage produced 81 32-bit values at a rate of 100 MHz. The outputs of
the multipliers were then fed into 81 bit reductions with saturation checks, following the
same conventions as previously described. The outputs of the bit reductions were 81 31-bit
values, which were then fed into the first stage of specified pipeline registers. The pipeline
operates at a 25 MHz rate using the same enable fed to input shift register 1. This enable
caused an unusual behavior as depicted and explained in Figure 4.12.
The results of the multiplies of each subfilter coefficient with their respective input
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Figure 4.11: Model-driven FIR Decimation Filter Hardware Structure.
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Table 4.4: FIR Decimation Filter Multiply Pairs.
FIR Decimation Filter Multiply Pairs
Multiplicand 1 Multiplicand 2
Input Shift Register Register Position Subfilter Coefficient
Current Input 1 1
1 0 1 2
1 19 1 20
2 0 2 1
2 19 2 20
3 0 3 1
3 19 3 20
4 0 4 1
4 19 4 20
tion in Figure 4.12. Eighty of the values from the output of the pipeline then entered the
first adder stage, while the remaining 31-bit value bypassed. The adder stage produced 40
34-bit values, which was then passed into a bit reduction stage. The bit reduction stage
reduced these values to 40 33-bit values. The 31-bit value that bypassed the adder stage and
bit reductions was then resized to a 33-bit value and input to the second stage of pipelines
with the other 40 33-bit values. The 41 33-bits values then repeated 5 cycles of adder stages,
bit reductions, and pipeline stages. The number of values was reduced from 41, to 21, to
11, to 6, to 3, and then to 2. After pipeline stage 7, the remaining 2 33-bit values were
passed through an adder and bit reduction stages to produce a final 33-bit value. The final
value went through a bit reduction with saturation check step that differed slightly from the
previously mentioned ones. The reduction step checked for saturation similar to the previ-
ously mentioned ones. However, if no saturation had occurred, it output a 16-bit value from
selected bits 32 down to 17. The output of this bit reduction entered both a multiplexer and
a data hold register. The multiplexer allowed the output of the final bit reduction to be fed
to the output of the filter when the ring counter enable for input shift register 1 was high.
While this enable was high, the data hold register loaded the output of the bit reduction
step. When the enable went low, the multiplexer would pass through the output of the data
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Figure 4.12: Propagation of input data through FIR interpolation filter and FIR decimation
filter to show data origins and groupings for decimation output. Figure neglects actual
delays and results, and assumes one clock cycle delay between each stage (input/output)
for ease of understanding. Notice in the decimation output (D11, D02, D03, D04) that the
first output value (D11) of the interpolation filter input (D1) is grouped with the previous
inputs (D02, D03, D04). The red boxes represent the transitional grouping of the values
above them to the decimation filter output. In reality, D11 would be the convolution of all 20
of the previous and the D1 input with the subfilter 1 coefficients. The input registers of the
decimation filter only show the current input, however would actually hold 19 of the previous
values for each (every 4th input). The output of the decimation filter that contains [D11
D02 D03 D04] would be D11, and the previous 19 inputs of the input register, multiplied
by their respective subfilter coefficients, plus the other registers (each containing 20 values)
multiplied by their respective coefficients. Note that the action of the convolution induces
a delay as well, therefore the input of the interpolation filter is not equivalent to the output
of the decimation filter until many clock cycles later.
hold register. Table 4.5 shows all of the internal stages with inputs, outputs, and data rates.
After the VHDL code was created, it was integrated with the Error Counter module
and tested on the Zedboard, as specified per Chapter 3. The model-driven design VHDL
code proved to create a working design by not receiving errors for a period of 3 seconds,
and was considered ready for the performance assessment.
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Table 4.5: FIR Decimation Filter Internal Stages.
FIR Decimation Filter Internal Stages
Block Input(s) Data Bypassed Output
Multipliers (81 x 16-bit) (81 x 16-bit) 81 x 32-bit
Bit Reductions 81 x 32-bit 81 x 31-bit
Pipeline Stage 1 81 x 31-bit 81 x 31-bit
Adder Stage 1 80 x 31-bit 1 x 31-bit 40 x 34-bit
Bit Reductions 40 x 34-bit 1 x 31-bit 40 x 33-bit




Adder Stage 2 40 x 33-bit 1 x 33-bit 20 x 34-bit
Bit Reductions 20 x 34-bit 1 x 33-bit 20 x 33-bit
Pipeline Stage 3 21 x 33-bit Recombined 21 x 33-bit
Adder Stage 3 20 x 33-bit 1 x 33-bit 10 x 34-bit
Bit Reductions 10 x 34-bit 1 x 33-bit 10 x 33-bit
Pipeline Stage 4 11 x 33-bit Recombined 11 x 33-bit
Adder Stage 4 10 x 33-bit 1 x 33-bit 5 x 34-bit
Bit Reductions 5 x 34-bit 1 x 33-bit 5 x 33-bit
Pipeline Stage 5 6 x 33-bit Recombined 6 x 33-bit
Adder Stage 5 6 x 33-bit 3 x 34-bit
Bit Reductions 3 x 34-bit 3 x 33-bit
Pipeline Stage 6 3 x 33-bit 3 x 33-bit
Adder Stage 6 2 x 33-bit 1 x 33-bit 1 x 34-bit
Bit Reductions 1 x 34-bit 1 x 33-bit 1 x 33-bit
Pipeline Stage 7 2 x 33-bit Recombined 2 x 33-bit
Adder Stage 7 2 x 33-bit 1 x 34-bit
Bit Reductions 1 x 34-bit 1 x 33-bit
Bit Reductions 1 x 33-bit 1 x 16-bit
Multiplexer 1 x 16-bit 1 x 16-bit
4.2 BPSK Hand-Optimized Design
Using the resulting VHDL code produced by HDL Coder model-driven design as a tem-
plate of the design, a hand-optimized version was produced by optimizing the code. The
purpose of the hand-optimized VHDL coder was to compare timing and hardware utiliza-
tion with the model-driven design. Optimizing the HDL Coder generated code was justified
because the product of handwritten code would be very close in structure. The first major
change between the designs was the removal of all the imaginary components. The imagi-
nary values were held constant and propagated through most of the design, which had little
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affect to hardware utilization due to optimizations of Xilinx’s ISE suite. The imaginary
components started in the BPSK modulator, which was changed to produce only 1’s and
-1’s for only the real component. Figure 4.13 shows the changes to the top module, with
the enables shown in Table 4.6. The changes to the top module are related to the changes





























































Figure 4.13: Hand-optimized communications system hardware structure. Differences from
BPSK model-driven design include: Removal and replacement of input pipeline registers of
the FIR interpolation and decimation filters inside of the structures, and removal of match
delay registers.
Table 4.6: Table of hand-optimized top module clock inputs.
Enable Inputs
Module Enable Data Rate
PN Sequence Generator Enb 1 4 0 25 MHz
BPSK Modulator None N/A
FIR Interpolation Filter Enb 1 1 1 100 MHz
FIR Decimation Filter Enb 1 1 1 100 MHz
Pipeline Register 1 Enb 1 4 0 25 MHz
BPSK Demodulator None N/A
Pipeline Register 2 Enb 1 4 0 25 MHz
Clock Enable Out Enb 1 4 1 25 MHz
In the hand-optimized code, the inputs of the interpolation and decimation filters were
fed directly to the shift registers. In the model-driven design, the inputs were fed to the
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multipliers first. For implementation of this adjustment, each of the input shift registers
were increased by one register value. The input pipeline registers were able to be removed in
the top module due to this replacement. Removal of these registers in the top module was
justified because of the addition of the input pipeline registers in each filter, effectively still
acting as a pipeline between the BPSK modulator and the multipliers of each filter. The
register placement description in the design approach chapter was also met in the process
as well. By moving the input pipeline register of the interpolation filter, the reset value
of the 2-bit counter that controlled the enables of the input shift register was able to be
adjusted. This adjustment allowed the input value to be latched two clock cycles earlier, in
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Figure 4.14: Hand-optimized FIR Interpolation Filter Hardware Structure. Differences from
BPSK model-driven design include: extra input pipeline value, removal of all bit reduction
with saturation checks, and bit sizes are fixed at 16-bit after multiplier.
The largest hardware optimizations came from the FIR interpolation filter, which is
shown in Figure 4.14. Many of the saturation checks and resizing produced unnecessary
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hardware and were removed from the filter. The removal of these checks was justified due
to the maximum possible output of the filter. The values in the input shift register were
either 1’s or -1’s due to the modulator output. The maximum possible output, or worst
case scenario, occurred when the signs of the values contained in the input shift register
matched the signs of the coefficients. Therefore, the sum of the absolute values of each of
the subfilter’s coefficients was the maximum possible output for a given filter. For subfilters
1 through 4, these values were 0.7324, 0.8250, 0.9028, and 0.8250, respectively. These values
translate to the 16-bit values, with 15 fractional bits, of 24002, 27034, 29584, and 27034.
Each of these outputs fell short of 32767, which was the maximum value before saturation
and rollover occurred from the adders. Therefore, the removal of the resizes and satura-
tion checks was possible and allowed for reduced hardware utilization. Table 4.7 shows the
hand-optimized interpolation filter’s internal stages. By comparison with Table 4.3, it was
evident that there should be a significant reduction in hardware.
Table 4.7: FIR Interpolation Filter Internal Stages.
FIR Interpolation Filter Internal Stages




21 x 18-bit 100 MHz
Pipeline Stage 1 21 x 16-bit 21 x 16-bit 100 MHz
Adder Stage 1 20 x 16-bit 1 x 16-bit 10 x 16-bit 100 MHz
Pipeline Stage 2 11 x 16-bit Recombined 11 x 16-bit 100 MHz
Adder Stage 2 10 x 16-bit 1 x 16-bit 5 x 16-bit 100 MHz
Pipeline Stage 3 6 x 16-bit Recombined 6 x 16-bit 100 MHz
Adder Stage 3 6 x 16-bit 3 x 16-bit 100 MHz
Pipeline Stage 4 3 x 16-bit Recombined 3 x 16-bit 100 MHz
Adder Stage 4 2 x 16-bit 1 x 16-bit 1 x 16-bit 100 MHz
Pipeline Stage 5 2 x 16-bit Recombined 2 x 16-bit 100 MHz
Adder Stage 5 2 x 16-bit 1 x 16-bit 100 MHz
The result of the multiplier, which produced a 18-bit value, was shortened to using the
lowest 16-bits. The largest coefficient was 0.5342, or a 16-bit value with 15 fractional bits
of 17504, which required only the lowest 15 bits plus the signed bit. Due to the worst
case scenario, all of the adders functioned without a requirement to check for saturation
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using only 15 bits plus a signed bit. Therefore, the saturation checks were removed after 21
multipliers, 20 adders (implemented with an adder tree), and an output type conversion.
In the model-driven design there were 3 delays between the interpolation filter and the
decimation filter. One was the input pipeline of the decimation filter, while the other two
were “delay matching” pipelines meant to keep timing correct for the decimation filter. The
input pipeline for the decimation filter was moved inside the decimation filter by adding
one more register value to input shift register 1. In addition to the pipeline register move,
both of the delay matching filters were removed. To ensure correct alignment of the data
for the decimation filter, the reset value of the ring counter was adjusted. The 3 pipelines
combined consumed 4 clock cycles from the output of the interpolation filter to the first
pipeline register of the decimation filter (after the multipliers). By adding the input reg-
ister, removing the delay match registers, and adjusting the ring counter reset value, this
delay was reduced to 2 clock cycles.
The hand-optimized decimation filter is shown in Figure 4.15. The FIR decimation filter
did require using some of the saturation checks, thus these were not removed as they were
in the interpolation filter. The FIR decimation filter proved much more difficult due to
a varying 16-bit input with potential added noise from a RF front-end and required care-
ful attention to saturation. Although there were no significant reductions of hardware in
the decimation filter, there were significant reductions to the number of clock cycle delays
between the input and output. The clock cycle delays were reduced heavily within the
decimation block by changing the pipeline stage enables. In the model-driven design, each
pipeline was enabled by the same 25 MHz enable signal, causing 4 clock cycle delays per
pipeline register. The overall delay of the filter was reduced from 28 clock cycles to 8 clock
cycles, measured from propagation of the input data to the output, by using different ring
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Figure 4.15: Hand-optimized FIR Decimation Filter Hardware Structure. Differences from
BPSK model-driven design include: extra input pipeline value (subfilter 1), pipeline register
enables, and removal of data holder register and multiplexer due to existing pipeline register
enables.
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The BPSK demodulator input and output pipeline registers were the only remaining
registers that needed timing adjustments. The input pipeline register was actually given
the correct enable signal already, thus the BPSK output register was given the clock enable
out signal, which removed 3 more delays. The model-driven design version of the BPSK
demodulator took in a complex structure and made a hard decision using a look up table
(LUT) based on if the real or imaginary parts were less than or equal to zero. Instead of
using a large LUT for both real and imaginary parts, this process was simplified in the
hand-optimized design by only using the signed bit (of the signed 16-bit input) to specify
the demodulated bit. A negative value would translate to a one and a positive would trans-
late to a zero.
After the VHDL code was hand-optimized, it was integrated with the Error Counter
module and tested on the Zedboard, as specified per Chapter 3. This model proved to be a
working model by not receiving errors for a period of 3 seconds, and was considered ready
for the performance assessment.
4.3 QPSK Model-Driven Design
A QPSK model was produced to show simple conversion and versatility of the HDL
coder. Very quickly and efficiently the BPSK model was converted to a QPSK modulation
scheme by simply removing the BPSK blocks and replacing them with QPSK modulation
and demodulation blocks. The QPSK modulation scheme would utilize the imaginary com-
ponents of the FIR interpolation and decimation filters.
Another PN Sequence generator was added, as well as a vector concatenate block, to
allow the complex data into the QPSK modulation block as shown in Figure 4.16. The mod-
ulation block was given a phase offset of pi4 , used gray constellation ordering, and accepted
a bit input. The output data type was a user defined signed 2-bit integer which actually
produced two outputs, one for real and one for imaginary parts. The QPSK demodulator
had a phase offset of pi4 , gray coded constellation ordering, and used a hard decision for
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Figure 4.16: QPSK Simulink Model.
decision type. The output of this block was set to produce the smallest unsigned integer,
which became a unsigned 1-bit integer for both real and imaginary parts. The model was
then converted to VHDL code, but was not implemented on the Zedboard due to lack of
resources available. This model was created to show that converting to a different modula-
tion scheme was a simple process that consumed very little time.
4.4 Integration of MATLAB coded blocks
HDL Coder can be used to create many types of systems, however is limited to the
blocks that are supported by HDL Coder. If a block is not supported by HDL Coder it can
possibly be implemented with a MATLAB Function block. The MATLAB Function block
allows the user to create algorithms using MATLAB code. This process allows expanded
usage and easy implementation using MATLAB code instead HDL code. The MATLAB
function block supports all of the standard data types as well as fixed point. The operations
supported include arithmetic, rational, and logical, as well as bitwise or matrix operations.
The fixed point runtime library contains many of the functions that can be converted to
HDL as well. Many features such as these make this block ideal for ease of writing code
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and generating HDL code to integrate into an existing design.
Figure 4.17: BPSK Simulink Model with MATLAB code block implementing a BPSK
modulator.
BPSK MATLAB Coded Block
function [sym re, sym im] = BPSK(bin)
if bin == 1
sym re = sfi(-1,2,0);
else
sym re = sfi(1,2,0);
end
sym im = sfi(0,2,0);
end
Figure 4.18: MATLAB Function block code for BPSK modulator.
The BPSK Simulink model was altered to include the MATLAB Function block in place
of the BPSK Modulator block. MATLAB code was written in the block to perform the same
function that the BPSK Modulator block performed. The function name was given to be
BPSK(), the input was named “bin”, and the outputs were named “sym re” and “sym im”.
This setup can be seen in Figure 4.17. Inside the function there was an if statement that
checked if bin was equal to 1. If it was true, it would output a -1 for sym re. If it was
false, it would output a 1 for sym re. The output sym im was always given a 0. In order to
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prevent MATLAB from interpreting the output as a double, two functions named fi() and
sfi() can be used to specify the output as fixed point or signed fixed point. By setting all
the outputs to sfi(x,2,0), with x being their respective values, the output will be interpreted
by the next block as a 2-bit signed integer with 0 fractional bits. After code generation, the
BPSK modulator MATLAB code was translated to VHDL and placed as an if statement
inside a process with the correct data types produced.
4.5 Integration of Existing HDL Code
When using HDL Coder, there are limitations of the blocks that can be implemented.
Many functions can be created using MATLAB code and be converted to allow more versa-
tility. However, sometimes there is a need to integrate existing VHDL code into designs that
utilize the benefits of model-driven tools such as HDL Coder. The process of integration of
VHDL into a model is not direct without the use of HDL verifier.
Figure 4.19: BPSK Simulink Model with MATLAB Function block as a place holder for
existing code to be inserted after generation.
Existing code must be integrated after code generation of the Simulink model. There
are several ways to create the model for integrating existing code. The first method is used
when the data type will change when passing through the existing code. This method in-
volves using a MATLAB Function block as a place holder. Within the MATLAB Function
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block, the input should be directly connected to the output unless the data type changes
between input and output. If the data type does change, the input should be disconnected
and the functions fi() or sfi() should be used with constants to set the output data type to
allow correct HDL code generation. As an example, this process can be done by setting the
output equal to fi(constant,16,5). This will set the output to a 16-bit unsigned integer the
same value as “constant” with 5 fractional bits.
Once HDL code is generated, this segment must be found and replaced by an instantia-
tion of the existing code desired to integrate. If there are no changes in data type, the model
can be generated and the existing code can be instantiated in the model, inserted where
desired. If any changes occur in the model, the model can be regenerated and individual
blocks of the new HDL code can be added to the project without changing the top module.
Lastly, individual components or partial modules including several blocks can be created
and integrated into larger projects, the same way specific IP cores can be generated but
with more possible operations.
BPSK MATLAB Coded Block
function [sym re, sym im] = Existing(bin)
sym re = sfi(1,2,0);
sym im = sfi(0,2,0);
end
Figure 4.20: Code used as placeholder for existing VHDL after generation.
The BPSK model was altered and HDL code generated to show the integration of exist-
ing code into the model in the place of the BPSK modulator. Figure 4.19 shows an example
of the model, while Figure 4.5 shows the code placed inside the MATLAB function block.
The MATLAB function block was added and the name, the inputs, and the outputs of the
function were declared. Since the input and output data types of the BPSK modulator
differed, the input named “bin” was disconnected. Since the outputs were a signed 2-bit
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fixed point, the sfi() function was used with a constant value. These steps ensured that the
inputs and outputs are handled properly during code generation. The HDL code that was
produced contained a file with the correct inputs and outputs, of which can be removed
in Xilinx ISE and replaced with the actual desired code. If the name given underneath
the block is the same as the existing HDL coded module, the instantiations will not need
to change in the top module. Only the HDL generated place holder module will need to
be removed from the project, while adding the existing HDL coded module to the project.
This method creates the quickest integration cycle.
4.6 Chapter Summary
Chapter 4 discussed the implementation of several different models and implementations
in detail. The first model discussed was the BPSK model-driven design, which was created
by Simulink, converted to VHDL with HDL Coder Workflow Advisor, and verified oper-
ational by hardware. The second model described was the BPSK hand-optimized design,
which took the BPSK model-driven design and made optimizations, verified operational by
hardware, for the purpose of determining the efficiency of the HDL Coder tool. The third
model is a Simulink model that converted the BPSK model-driven design to a QPSK model
for the purpose of describing the ease at which designs can be changed and converted to a
HDL. The next model presented how MATLAB blocks that are not available in Simulink
can be created using MATLAB code in a MATLAB function block. The model used the
BPSK model-driven design to create a BPSK modulator with MATLAB code. The final
model presented showed the ease of creating a model to allow easy integration of existing
VHDL code using HDL Coder. This model created a shell or placeholder for the BPSK




Two models were developed for the purpose of determining the effectiveness of the HDL
Coder as a viable tool for academia and industry. A model-driven approach was taken
to build a BPSK communications system using a Simulink model, and then converted to
VHDL code using HDL Coder. The second design took the model-driven version and
hand-optimized it to create a hand-optimized BPSK communications system. In order to
determine the performance of HDL Coder as a viable tool, these two designs were com-
pared in various areas. This chapter will first discuss the hardware verification process that
verified that both models could actually target and operate on the Zedboard containing
an Zynq-7000 FPGA. Next will be an overview of the hardware utilization followed by the
timing analysis and constraints to show and compare these two designs for their imple-
mentation on hardware. After a review of the hardware will be a discussion of the design
process of MATLAB HDL Coder. Finally, there will be a section for the determined best
practices using HDL Coder over the course of this project.
5.1 Performance Assessment
The performance assessment section compares the two designs, one model-driven and one
hand-optimized. First, will be a detailed description of the process of hardware verification.
Next, will be a discussion of hardware utilization between the two designs. Finally, the
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timing information and testbenches will be presented.
5.1.1 Hardware Verification
Part of the requirement for developing any design for use on an FPGA is that the HDL
code actually works on the target platform. Sometimes simulation will work for testbenches
when the design will not work on hardware. As discussed in Chapter 3, each design was
implemented on the board by using an error counter to perform the hardware verification
test. The error counter delayed the output of the data source to match the known delay
of the data path of the system using a shift register. If the two signals were different, an
enable was produced to increment the counter that kept track of the number of errors. The
number of errors was then displayed on the LEDs of the Zedboard. To verify that a design
was working correctly, the design was loaded to the FPGA and reset to ensure correct reset
states for all of the registers and counters of the system. Next the error counter was reset to
remove all the errors induced by the system before the system was reset. After reset of the
error counter, errors continued to occur due to the reset itself, which filled the data source
delay registers with zeros. Once data from the data source was shifted out, the sequences
were aligned and the LEDs held at a fixed number. The absence of new errors showed that
the system was working.
To verify that the error counter operated correctly, a testbench was created to test the
conditions of a count (error), the condition of no count (no error), and the reset, as shown
in Figure 5.1. After verifying the testbench, the hardware verification test was performed
on both the model-driven design and the hand-optimized design. Knowing that the PN
sequence repeats after 2.52 micro seconds, a proposed time requirement of 3 seconds with-
out errors was used to verify correct operation, as defined in Chapter 3. Each passed the
hardware verification time requirement shown in Chapter ?? and therefore are considered
operational designs. To verify that the error counter was working correctly on hardware,
an incorrect delay was added to both designs as well. By doing so, this caused the counter
to continually count, which meant errors were occurring. The culmination of the testbench
showing correct results, the error counter operating as expected for the correct delays (on
74
both designs), and the error counter operating as expected for the incorrect delays (on both
designs) was strong enough evidence that the error counter and each design were operating
correctly.
Figure 5.1: Simulation of testbench for error counter. The error counter was given a delay
of 3 (to fit page width), which created a 3-bit shift register for the input signal ”txsig”.
The signals started off identical with a delay until txsig went high and the rxsig stayed low.
On the 3rd clock cycle after txsig went high, the output of the delay register went high as
well causing txsig and rxsig to be different. This caused the counter enable to go high and,
on the 4th clock cycle, the counter started counting. After several clock cycles, the reset
was enabled which caused the counter and register to reset to all zeros. After 4 more clock
cycles, the counter resumed counting again.
5.1.2 Hardware Utilization
The HDL languages and FPGAs have been the desired approach for many types of ap-
plications, however resources are physically limited without using modern reconfigurability
approaches. Until recently, model-driven tools have been thought of as underdeveloped
and underutilized for many reasons including a consensus that they will not be as efficient
as handwritten methods. The findings for hardware utilization, discussed in this section,
agree with this statement. However, experimentation on individual components highlighted
places for improvement in the future of HDL conversion and model-driven design.
Solely based on visual inspection between the HDL coder generated VHDL of the BPSK
model-driven design and the hand-optimized BSPK design, it was clear that the hand-
optimized version had saved hardware resources due to less combinational logic statements,
primarily in the FIR interpolation filter. The main differences in hardware reduction are
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shown in Table 5.1. Each of these differences contributed to a noticeable reduction in hard-
ware usage between the two designs.
Table 5.1: Table of all major hardware differences between the model-driven design and the
hand-optimized design.
Hardware Differences
Module Component Model-Driven Hand-Optimized
CommSystem
Top Module














Adders 40 x 18-bit 40 x 16-bit
Data Hold Register 1 x 16-bit Removed





1 x 33-bit Removed
Data Hold Register 1 x 16-bit Removed
Multiplexer (2 Input) 1 x 16-bit Removed
Hardware utilization summaries were generated for both systems after removing the er-
ror counter, as shown in Table 5.2. The hardware was targeting the Zynq-7000 SoC, device
XC7Z020, package CLG484, with speed grade -1. The table in Figure 5.2 highlighted some
of the important numbers. The most apparent difference is the number of DSP48E1s that
were consumed under the BPSK model-driven design. The model-driven design used 158
of the 220 DSP48E1s (71%), whereas the hand-optimized version used only 79 of the 200
(35%), representing a reduction by half of the DSPs.
The hand-optimized design reduced both the number of occupied slices and the number
of slice LUTs used almost in half, and of the total, by 9% and 7% respectively. The num-
ber of slice registers was reduced almost in half, from 10,897 to 6,428 or 4% of the total
106,400 slice registers. There were 3% more unused LUTs of LUT Flip Flop pairs in the
hand-optimized design.
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Table 5.2: Hardware utilization report comparison between model-driven BPSK system and
hand-optimized BPSK system on the Zynq-7000 SoC XC7Z020. Bold text represents the
most significant differences.
Slice Logic Utilization Available Used Utilization Used Utilization
Number of Slice Registers 106,400 10,897 10% 6,428 6%
    Number used as Flip Flops 10,897 6,428
Number of Slice LUTs 53,200 8,154 15% 4,557 8%
    Number used as logic 53,200 7,136 13% 3,820 7%
        Number using O6 output only 5,553 3,023
        Number using O5 output only 6 6
        Number using O5 and O6 1,577 791
    Number used as Memory 17,400 19 1% 0 0%
        Number used as Shift Register 19 0
            Number using O6 output only 19 0
    Number used exclusively as route-thrus 999 737
        Number with same-slice register load 942 737
        Number with same-slice carry load 57 0
Number of occupied Slices 13,300 3,055 22% 1,792 13%
Number of LUT Flip Flop pairs used 10,965 6,336
    Number with an unused Flip Flop 10,965 2,778 25% 1,353 21%
    Number with an unused LUT 10,965 2,811 25% 1,779 28%
    Number of fully used LUT-FF pairs 10,965 5,376 49% 3,204 50%
    Number of unique control sets 9 8
    Number of slice register sites lost 
        to control set restrictions
Number of bonded IOBs 200 6 3% 6 3%
Number of BUFG/BUFGCTRLs 32 2 6% 2 6%
    Number used as BUFGs 2 2
Number of DSP48E1s 220 158 71% 79 35%





These differences in hardware occur from the removal/reduction of many pipeline regis-
ters, the reduction in data size of adders, and the removal of many bit reductions. Overall,
it is clear that the hand-optimized design used almost half of the resources that the model-
driven design used. On a larger scale project, using the same target hardware, this extra
usage might be of concern.
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5.1.3 Timing Analysis and Constraints
The structure of the communications system design, including two filters with many
layers of multipliers and adders, poses as a good candidate for analyzing the timing and
constraints. Evaluation of the delays involved can be important for design concerns of some-
one thinking about using a tool such as HDL coder. Adding pipeline, input, and output
registers allows for keeping within timing constraints. There are trade offs between faster
clock frequency and hardware usage that affect the timing constraints in a design.
The BPSK model-driven design included input registers between the BPSK modulator
and the FIR interpolation filter, between the FIR decimation filter and the BPSK demod-
ulator, after the BPSK demodulator, and 3 between the FIR interpolation filter and FIR
decimation filter. The FIR interpolation filter contained 5 pipeline registers and the dec-
imation filter contained 7 pipeline registers. All of these registers, including the delays
produced by the convolutions, caused a total delay of 128 clock cycles between correspond-
ing input and output. The hand-optimized version reduced the clock cycle delays between
corresponding input and output to 97 clock cycles. There was a reduction of 31 clock cycles
throughout the system. The hand-optimized design was shown to reduce total delay in the
system by about 25% while still operating correctly on hardware. This value is significant
given that 80 clock cycles of the delay are used by the convolution itself. The model-driven
design contained 48 register delays, while the hand-optimized design contained 17 register
delays, which is almost a 65% register delay reduction.
Timing constraints of elements between registers must be performed for analysis. In
this design, register placement was defined to ensure the hardware utilization comparison
was fair between the model-driven design and the hand-optimized design. Through the
hand-optimization process, the maximum timing constraints were not changed. Therefore,
the maximum clock frequency, or minimum period, was unaltered between designs. The
maximum clock frequency for both designs was 197.694 MHz and the corresponding min-
imum period was 5.058 ns. These values were well within the 100 MHz operating clock
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frequency of the design.
Figure 5.2 shows the simulation of the model-driven design system and Figure 5.3 shows
the simulation of the hand-optimized system. These figures show all of the important inter-
nal signals. Notice the propagation of the first input value through each system by the data
transitions from zero to a value other than zero. Due to there being many filter pipeline
registers, the inputs of the interpolation and decimation filters were always followed through
the multipliers/adder trees. Notice the large reduction of register delays of the decimation
filter for the hand-optimized design. The model-driven design uses the same 25 MHz enable
signal for each pipeline within the filter causing a value to take 4 clock cycles per pipeline
register, whereas the hand-optimized design has different enables for each pipeline allowing
the value to propagate through to the next pipeline register on each clock cycle. Table 5.3
shows the delays involved in the system.









PN Sequence Data Source
BPSK Modulator 0 Cycles 0 Cycles
Input Pipeline 1 4 Cycles Removed
FIR Interpolation Filter Input Shift Register N/A 2 Cycles
Pipeline Registers 1-5 5 Cycles 5 Cycles
Input Pipeline 2 1 Cycle Removed
Delay Match Register 1 1 Cycle Removed
Delay Match Register 2 1 Cycle Removed
FIR Decimation Filter Input Shift Register 1 N/A 1 Cycle
Pipeline Registers 1-7 25 Cycles 7 Cycles
Data Hold/MUX 3 Cycles Removed
Input Pipeline 3 4 Cycles 1 Cycle
BPSK Demodulator 0 Cycles 0 Cycles
Output Pipeline 1 4 Cycles 1 Cycle
Total Delays 48 Cycles 17 Cycles
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Figure 5.2: Simulation of testbench of model-driven BPSK communications system.
80
Figure 5.3: Simulation of testbench of hand-optimized BPSK communications system.
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Each component will be briefly discussed for comparison between designs. The first
component is the BPSK modulator, which did not require a clock. However, testbenches
were created to show correct operation between the model-driven and hand-optimized de-
signs. Figure 5.4 shows the model-driven version and Figure 5.5 shows the hand-optimized
version, performing the desired operations. Each testbench was written to verify the results
using the ASSERT statement.
Figure 5.4: Simulation of testbench for model-driven BPSK modulator.
Figure 5.5: Simulation of testbench for hand-optimized BPSK modulator.
Testbenches were also created to test the outputs of the BPSK demodulator for each
design. Figure 5.6 shows the model-driven design and Figure 5.7 shows the hand-optimized
design. Due to the model-driven design including imaginary values, this input was tested
as well. The model-driven demodulator used 3 conditional signal assignments from the real
and imaginary inputs and fed them to a 3 input LUT which produced the corresponding
output. One of the signal assignments checked the imaginary input that was equal to zero,
and reflected by the input alternating from 0 to 1. However, the imaginary input was a
constant zero in the design. Therefore, the conditions when the imaginary input equaled
one never actually occurred in the design. The hand-optimized design only checks the sign
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bit of the input signal to determine the output. Both designs performed the correct op-
erations with inputs that could actually occur. Each testbench was written to verify the
results using the ASSERT statement as well.
Figure 5.6: Simulation of testbench for model-driven BPSK demodulator. Imaginary input
was a constant zero in the design. Therefore, the conditions that the imaginary input equals
one never occurred and had no effect on the performance of the design.
Figure 5.7: Simulation of testbench for hand-optimized BPSK demodulator.
The interpolation filter received two distinct types of testing for both designs. The first
sent an impulse through the filter to verify the impulse response. An impulse as an input
showed all of the coefficients were correct and also showed the data propagation delays
within filter. Figure 5.8 shows the model-driven design and Figure 5.9 shows the hand-
optimized design. The 2-bit counter, labeled “phase”, shown in both simulations, was used
to select the subfilter for multiplication with the input value and input shift register values
in the design. For the model-driven design, the first pipeline register is shown, labeled
“int reg1”. This pipeline register contained the result of the multiplication of the input
with the first coefficient of each subfilter. For the hand-optimized design, the signal de-
noted ”int reg1” is the most recent input of input shift register, which was moved inside
the filter as discussed in Chapter 4. Notice that this register shows the input of the filter
with a delay. The signal denoted ”int reg2” contained the result of the multiplication of
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the input shift register, “int reg1”, with the first coefficient of each subfilter. Notice that
“int reg1” of the model-driven filter and “int reg2” of the hand-optimized filter correspond
with each other.
Figure 5.8: Simulation of testbench of model-driven FIR interpolation filter with an impulse
as an input. Output produced coefficients of filter. The first red line shows the transition
of the input of the filter, which is multiplied and latched by the first pipeline register
“int reg1” on the next positive clock edge. The output is produced 4 clock cycles later after
data propagation through the remaining 4 pipeline registers. The second red line denotes
the output of the first input value. The difference between the two red lines show the
propagation delay between the filters input and output.
Figure 5.9: Simulation of testbench of hand-optimized FIR interpolation filter with an
impulse as an input. Output produced coefficients of filter. The first red line shows the
transition of the input of the filter, which is passed to the input pipeline register “int reg1”
and latched after a count of 3 of the 2-bit counter “phase”. The second red line shows the
output of the input pipeline register. The output is produced 5 clock cycles later after data
propagation through the 5 pipeline registers of the filter. The third red line denotes the
output of the first input value. The difference between the first and third red lines show the
propagation delay between the filters input and output. The difference between the second
and third red lines show the propagation delay of operations similar to the operations of
the the model-driven filter.
As can be seen in both simulations, the input goes from zero to one for 4 clock cycles
to allow all four subfilters to multiply the first coefficient with the input. The input goes to
zero for the remainder of the test. The model-driven filter’s first register shows the result
of these multiplies, and goes to zero after the input does. The output of the model-driven
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filter shows the results of the impulse as the input is shifted in the input shift register to
be multiplied with alternate coefficients. The output produced all 81 coefficients in order.
The hand-optimized filter simulation performs in a similar manner with the exception of
the input pipeline register “int reg1”, which contained the delayed input.
The test benches for each design were written to incorporate the individual delays of
each version of the filter. However, each was tested such that the coefficients were output
properly. Each testbench was written to verify the results using the ASSERT statement,
and both were correct for all the outputs. The model-driven design by visual inspection has
a delay of 4.5 clock cycles which correspond to the 5 delays of the pipeline registers in the
design. During normal operation the input would change one full cycle before being latched
by the first pipeline register. The hand-optimized design by visual inspection has delay of
7.5 clock cycles, which correspond to the delay of the input pipeline register (enabled on
count 3) and the 5 delays of the pipeline registers. Although the filter delay is longer for
the hand-optimized filter, adjustments made to the system actually make propagation of
data from the data source through the filter shorter, as described in Chapter 4. Ultimately,
adjustments reduced 2 clock cycles worth of delays in the system through output of the
interpolation filter.
The next test performed on the interpolation filters was the maximum output test, which
was to verify that by removing all of the bit reductions with saturation checks the output of
the filter would produced correct results without rollover. Calculations showed that the re-
moval of these bit reductions would not affect data accuracy, however this was important to
verify by testbench. The input sequence that would cause the maximum output possible for
the system, which was the sum of the absolute value of subfilter 3’s coefficients, the output
of the system did not rollover. The maximum value possible was 29584 for subfilter 3, while
the other values output during the 4 cycle input data period were 16637, 26106, and 26106,
respectively. The correct output for this test was determined by a MATLAB Interpolation
filter model and verified with testbench using ASSERT statements. Both testbenches re-
ported correct results for 80 data outputs. Figure 5.10 shows the model-driven design and
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Figure 5.11 shows the hand-optimized design. The red line denotes a lapse in time. The
second to last output shows the correct maximum value for both filter designs. These re-
sults show that removing all of the saturation checks did not affect the accuracy of the filter.
Figure 5.10: Simulation of testbench of model-driven FIR interpolation filter with an input
sequence causing maximum output to check for saturation. The red line denotes time lapse.
The second to last output represents the maximum value possible for the filter output.
Figure 5.11: Simulation of testbench of hand-optimized FIR Interpolation Filter with an
input sequence causing maximum output to check for saturation. The red line denotes
time lapse. The second to last output represents the maximum value possible for the filter
output.
The FIR decimation filter only received one test because of its structure. A MATLAB
model was used to determine the first 100 values of the system starting with the PN se-
quence and up to the decimation filter input, to be used as input for the testbenches. The
model was also used to compute the expected output of the filter. These values were then
used to create a testbench for each design that tested the correct functionality. Each test-
bench was written to verify the results using the ASSERT statement, and both were correct
for all the outputs. Figure 5.12 shows the model-driven design and Figure 5.13 shows the
hand-optimized design. The input sequences were aligned by hand due to the decimation
filters requirement that they be aligned to function properly. Each testbench shows the
most recent inputs in the input shift registers of the filter. Notice that by visual inspection
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that the output of the model-driven design has a 28 clock cycle delay, while the output of
the hand-optimized design has a 8 clock cycle delay. This difference is due to adjustments
of enables between the pipeline registers that use a 25 MHz clock. Each subsequent register
was given an enable one clock cycle later than the previous pipeline register. A total savings
of 20 clock cycle register delays was seen in the decimation filter. Much like the significant
reduction in hardware usage of the interpolation filter, the decimation filter significantly
reduced register delays.
Figure 5.12: Simulation of testbench of model-driven FIR decimation filter with an input
of the PN generator after output from the FIR decimation filter. The first red line shows
the first input (-5) propagating into shift register 1 “pipe0” and the first pipeline register
“dec reg1”. Each yellow line shows inputs (41, 52, 13) propagating into input shift registers
(4, 3, 2) respectively. The second red line shows the data propagation out of the filter.
In total the components built by MATLAB HDL Coder were not very efficient for tim-
ing, there were not enough simple optimizations produced, especially in the decimation
filter. Even though the user must specify the register placement, it is obvious that HDL
Coder does not try to place the pipeline register enables better. All of the enables should
be generated in the timing controller module and fed into an already optimized block. This
would have removed the need for the delay match registers required between the interpo-
lation filter and the decimation filter to allow the decimation filter to work properly. A
thorough understanding of the resultant hardware design was needed before any of the
improvements were made with the hand optimizations, which is not ideal for a user of a
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Figure 5.13: Simulation of testbench of hand-optimized FIR decimation filter with an input
of the PN generator after output from the FIR decimation filter. The first red line shows
the first input (-5) propagating into shift register 1 “pipe0”. Notice that the data did
not propagate into the first pipeline register “dec reg1” until one clock cycle later than in
the model-driven design, due to the input pipeline register being moved inside the filter.
Each yellow line shows inputs (41, 52, 13) propagating into input shift registers (4, 3, 2)
respectively. The second red line shows the data propagation out of the filter.
model-driven tool to have to do manually. In a much larger project, if excess register delays
of 2.8 times is acceptable, not including the hardware utilization losses, then HDL Coder
could present an acceptable tool to a hardware engineer, who has the knowledge and expe-
rience to understand where to place registers (since this is done almost exclusively by hand).
5.1.4 Development Time Requirements
Development time is one of the main motivations for using model-driven tools. Reducing
complexity while increasing abstraction allows the designer to implement designs at faster
rates. The ease created by model-driven tools like HDL Coder allow design teams to test
algorithms before the lengthy HDL code design cycle. A model created in HDL Coder may
take on the order of several minutes to a couple hours, while writing HDL from scratch can
take several hours to days. Any changes that occur in the design of handwritten HDL code
can take hours to days to correct as well. Although a tool like HDL coder may not have
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the advantage with hardware utilization, it has an advantage over handwritten HDL code
for development time requirements.
During the process of model creation for the BPSK model-driven design, there were
many hours of testing and HDL code generation. Part of this was due to learning the
Simulink requirements for HDL Coder and how it worked. After learning the process of
learning HDL Coder, it would take 10 minutes to select the blocks, 20 minutes to select
the data types, set the block properties, and testing in MATLAB, 5 minutes for HDL code
generation, 1 hour for review of HDL code for determining additional register placement,
and 10 minutes to set the HDL block properties and code regeneration. Some of these
values may vary, but from beginning to end it should take less than 2 hours for someone
with HDL Coder experience to redesign the BPSK model-driven design.
Hand coding of the BPSK model from scratch would take on the order of a couple days.
The FIR Interpolation filter produced by the HDL coder was over 1300 lines of code, while
the FIR decimation filter was over 3600 lines of code. These values do not include the
short simple BPSK modulator and demodulator, or the longer top module with the timing
controller and pipeline registers. Two hand-optimized versions were created during this
project. One was not mentioned in Chapter 4 because the model was changed, and it was
easier to rework the entire hand-optimized design than to convert it. Both instances of
hand-optimized code used MATLAB’s sprintf function to print HDL code to screen that
could be copy and pasted into the models. This method reduced time for hand-optimized
code, but it still took over 8 hours for both because of mistakes during development. The
FIR decimation filter contained over 00 signals, many necessary to perform all of the resizes
and saturation checks. Writing all of these without using MATLAB’s sprintf function to
auto-generate a bulk of them could take hours by itself, let alone writing counters, registers,
or other operations. The thought process involved in determining the optimum data sizes
for large operations can be a time consuming process as well.
Converting a model to include different components or integrating existing VHDL code
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will take advantage of the model-driven design development time requirements of HDL
Coder as well. Integrating or instantiating existing code into a model is very direct and
fast, thus the time requirements to build the model around it can generally be as fast as
mentioned above. A simple model created of only the FIR decimation filter could generate
3600 lines of code in 5 minutes. Companies and universities could use model-driven tools
such as HDL coder to aid in the design of prototypes to show functionality before applying
optimizations to the design later.
5.1.5 Design Process
The design process for Simulink combined with HDL Coder is a very simple process
that is very powerful as well. The advantages for the design process using HDL Coder out-
weigh the complications with handwritten code. Once the model is setup for HDL Coder,
the design process is implemented by selecting blocks to perform system functions of the
design. This process can be done with Simulink in a GUI interface, or as MATLAB code
functions. The advantages really lay with integrating blocks that implement complicated
functions (such as filters, FFTs, and convolutional encoders), testing design for bit accuracy
in simple environment, and making adjustments to model that change generated HDL code.
Each of these provides benefits that hand coding does not offer, with the exception of IP
core usage, which does not generate the top module.
A small change to data sizes or types as well as adding pipeline registers can be as
simple as double clicking on a block and editing numbers. The model can then be tested for
accuracy inside Simulink, converted to HDL, and tested for functionality related to timing.
Changes that would be complicated with handwritten HDL are quick and simple with HDL
Coder. Integration of existing code becomes straightforward and easy to integrate once the
model is converted to HDL.
Once the model is proven accurate in the Simulink environment, HDL Coder will gener-
ate code and a testbench, create the project in the targeted third-party IDE, perform logic
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synthesis, map, and place and route to verify code operates without errors. A quick transi-
tion to the IDE such as Xilinx ISE allows for running testbench and bitstream generation
to download to a target device. HDL Coder provides easy model to target device flow while
providing the tools for testing and quick editing of design.
5.2 Best Practices
This section will provide some insight for the best practices for using Mathworks HDL
Coder tool in the Simulink environment, and are as follows:
• Due to the settings adjustments to allow Simulink to work with the HDL Coder tool,
a user should always save a blank template for future use. This process allows the
user to start a new model without the hassle of changing Simulink settings to work
with HDL Coder and can move on to the design aspect immediately.
• The user should always convert to fixed point data types or select smallest data type
when possible. Many blocks may not be able to be generated without a fixed point
data type and it provides an easier process when trying to match data types between
blocks. Also, by specifying a fixed point or smallest data type, the design will not
generate extraneous code.
• The user should save the list of compatible blocks for HDL Coder. This will allow
easy determination of the possible blocks that can be selected from when creating a
project. Since HDL Coder will only accept certain blocks for HDL code generation,
this list will be essential.
• The user should consider building subsystems or modules from the basic components,
such as adders, multipliers, and registers. These designs generate more desirable re-
sults due to the design being more explicit, which would alleviate an issue of hardware
utilization and timing constraints seen during this project. This method can also al-
low previous designed subsystems to be reused by a simple copy and paste between
Simulink models.
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• Lastly, use the methods described in Chapter 4 to integrate existing code or to generate
MATLAB coded blocks. These methods will allow HDL Coder to be used beyond the
scope of its limits with generation, and allows faster development of projects as well.
5.3 Chapter Summary
Chapter 5 discussed several topics related to the performance and potential of HDL
Coder. A detailed performance assessment was reported to include hardware verification,
hardware utilization, timing constraints, and development time requirements. The hand-
optimized design outperformed the model-driven design significantly, for both hardware
utilization and timing constraints. However, for development time requirements, the model-
driven design created by HDL Coder significantly outperformed the hand-optimized model.
The chapter also discussed the typical design process behind using HDL Coder, as well as




Academia and industry are both looking for methods to increase productivity, lower
development costs, and reduce learning curves, while still developing a high quality product.
In the area of FPGA-based design, high-level synthesis and model-driven design tools have
been the candidates to alleviate many of these issues that have plagued development of
FPGA-based systems. There have been many model-driven design tools being developed
and utilized in recent years to accomplish these goals, including:
• Xilinx HLS tool
• Altera OpenCL
• Xilinx System Generator for DSP
• Altera DSP Builder
• Mathworks HDL Coder
In order to determine the effectiveness of these tools to alleviate the issues in FPGA design,
evaluations on their performance must be conducted. This thesis performed an evaluation
of the model-driven design tool Mathworks HDL Coder by developing an FPGA-based SDR
system.
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This evaluation was accomplished by developing two designs to conduct performance
assessments for comparison. In the first design, a Simulink model of a BPSK model-driven
design was developed, converted to VHDL using HDL Coder, and implemented on an
FPGA. The second design was a hand-optimized version of the BPSK model-driven de-
sign’s VHDL code, which was implemented on the same FPGA and used for comparison.
The performance assessment included hardware verification, hardware utilization, timing
constraints, and development time requirements. The processes involved from implementa-
tion to the performance assessment gave insight and conclusions about the capabilities of
the tool, with respect to the design implemented.
The first major insight to HDL Coder was that it could be used to create a design, from
creation of the model to HDL conversion, much faster than a hand-optimized approach.
With this knowledge, a design could be developed, including the integration of existing
code, in a fraction of the time. However, there are some caveats to HDL Coder. HDL
Coder does not remove all of the learning curves of hardware design and HDL code. In
order to use HDL Coder it was necessary to understand the structure of the generated HDL
code in order to create a design that could actually function on an FPGA. HDL Coder
produces cycle accurate code, however it does not include important timing analysis of
the hardware itself, requiring the user to add important registers or pipelines where needed.
Knowledge of the design is necessary in order to accomplish this step, which requires knowl-
edge of both hardware design and HDL code.
As mentioned, HDL Coder requires a learning curve to understand the tool. Once the
tool is understood, it can be utilized to create designs at a much faster rate and used to
it’s fullest potential. Designs remain in a visual representation in the Simulink environment
allowing testing and easy understanding of the design. In an IDE with VHDL code, test-
benches must be created to test the design and the user must read the code to understand
the design. Simulink and HDL Coder enable easier code reuse by a simple copy and paste
between Simulink models. They also allow changes in data sizes by simply adjusting the
settings of a single block, that can automatically propagate changes to follow on blocks. In
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a handwritten design, this change requires much more detailed HDL code to be written in
order to replicate the same effect. For reasons that were determined during the project,
HDL Coder can potentially be used to increase productivity once the learning curve has
been bridged. Prototype development could also benefit with HDL Coder by enabling faster
development times of working models, by utilizing a simple testing environment that allows
accuracy checks before and after HDL code generation. Although, optimizations may need
to be made for the final product.
Although HDL Coder may be used to increase productivity, it was proven to not be as
efficient for hardware utilization or timing constraints. The model-driven design consumed
almost twice as much resources in each category than the hand-optimized design did. This
issue stemmed directly from a lack of optimizations by HDL Coder. One issue was created
by HDL Coder producing a signal chain for the imaginary components, which propagated
throughout the design, which should not have been created in the first place. This was
optimized out by Xilinx ISE during the synthesis stage and was not included against the
hardware utilization. The second issue arose due to a polyphase interpolation filter that
could be exploited in the hand-optimized design. By knowing the inputs, the maximum
value that could be produced by the output was determined, which allowed the size of
adders and various other elements to be reduced, without sacrificing any accuracy of the
data. This filter could even be created in Simulink using basic blocks and use the same
resources as a handwritten approach would. Therefore, an understanding of the tool, the
hardware implemented by each block, and a knowledge of hardware design are required to
produce resource efficient designs to meet the needs of developing a quality product with
this tool.
Timing and delays were an issue as well with the design implemented using HDL Coder.
Register and pipeline placement was required to produce a functional design for an FPGA,
however the resultant design added extra delays that were not needed. The model-driven
design contained 2.8 times the amount of delay that the hand-optimized design contained.
This was discovered by inefficiencies of the design, most prominent in the polyphase dec-
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imation filter. These delays could have been avoided if HDL Coder optimized the design,
or if the block was designed more efficiently. There is a need for timing to be analyzed and
registers to be placed automatically for model-driven tools, primarily due to timing being
one of the most difficult issues with HDL design. Although the data accuracy of the design
can be tested very easily in Simulink, timing simulations cannot be performed until HDL
code generation, making this process more difficult to correct for, and possibly implemented
by hand. Timing is one of the larger concerns when considering this tool, especially if the
application of the design requires minimal delays.
The primary concern of the designs being able to target an FPGA was met when both
designs were operational on the board. This showed that HDL Coder could produce HDL
code that was functional on the targeted device with relative ease, through an iterative
process of model adjustments, Simulink testing, and hardware verification. However, there
are still many enhancements to the tool that could improve the performance and design
cycle for the hardware engineer. Documentation with better descriptions of the hardware
structures, and settings that affect these structures, created by HDL Coder would greatly
improve a hardware engineers knowledge of each block, which would also aid in register
placement and understanding of timing. In the case of this project, HDL Coder did not
create a design that was optimized for input data ranges otherwise imaginary components
would be removed and hardware would be reduced in the interpolation filter. Therefore,
optimizations should always be performed for hardware utilization and timing to create
efficient designs that meet the needs of their targeted audience. With this ability, HDL
Coder would be a tool that could truly perform the necessary tasks of model-driven design
by allowing more abstraction.
Overall, HDL Coder has advantages for the users with a direct knowledge of the hard-
ware design process and HDL languages. However, as with any tool, there is room for
improvement with the end goal of a systems level approach to generation of designs. The
primary difficulties with model-driven design of FPGA-based systems have not been totally
solved with HDL Coder. This tool still requires a few more optimizations and added tim-
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ing analysis to be truly an impressive model-driven tool. However, it still provides a real
advantage for hardware engineers who may desire a tool to aid in the faster development
cycles, similar to IP core generation with less options and optimizations. HDL Coder and
Simulink could be much more valuable for visual models, third-party blocksets, and testing
when combined with Xilinx System Generator or Altera DSP builder.
6.1 Future Work
There are several areas to the future work with this project. The first would be to
integrate the VHDL code produced by the HDL Coder with the ARM processors and the
FMComms1 RF front-end. Incorporating these components adds a real communications
system element that can not be achieved for an SDR solely implemented on the FPGA
fabric. This was investigated during this project and seen as a very ambitious task due
to the maturity of the tools and hardware at the time, as well as necessary addition of
extra hardware for equalization and various synchronization issues that arise. While the
main components of the design would remain on the FPGA, the addition of a processor and
FMComms board would alter the data path and would remove the data source from the
FPGA. Data generation could occur in the processor, sent through the SDR transmit path
in the FPGA fabric, and sent over-the-air through the FMComms1 board. The FMComms1
board would then receive this signal, send it through the SDR receive path in the FPGA fab-
ric, and back into the processor for analysis and output to a monitor. Although this design
structure may be difficult, it would be ideal for utilizing the full capabilities of the hardware.
The second approach would be to investigate other model-driven tools and design envi-
ronments. Some of these include Xilinx’s Vivado Suite and its HLS (High Level Synthesis)
tool, Altera’s SDK for OpenCL and hardware acceleration, Simulink for Xilinx System
Generator, and Altera’s DSP builder. These tools focus better on timing and scheduling
that HDL Coder did not, allowing the higher level of abstraction desired by model-driven
design. These tools will allow for model-driven solutions to the problems plaguing FPGA
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development times and design costs.
These appendices contain the source code from the project, the testbenches, and MAT-
LAB code. The first appendix contains the source code of the BPSK model-driven design,
the BPSK hand-optimized design, the error counter, and the hardware verification inte-
gration modules. The second appendix contains all testbenches of the project. The final
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USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
USE work . CommSystem pkg .ALL;
ENTITY CommSystem IS
PORT( c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
c e out : OUT s t d l o g i c ;




ARCHITECTURE r t l OF CommSystem IS
−− Component Dec l a ra t i on s
COMPONENT CommSystem tc
PORT( c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
enb : OUT s t d l o g i c ;
enb 1 1 1 : OUT s t d l o g i c ;
enb 1 4 0 : OUT s t d l o g i c ;
enb 1 4 1 : OUT s t d l o g i c
) ;
END COMPONENT;
COMPONENT BPSK Modulator Baseband
PORT( in0 : IN s t d l o g i c ; −− u f i x1
out0 r e : OUT s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− u f i x2
out0 im : OUT s t d l o g i c v e c t o r (1
DOWNTO 0) −− u f i x 2
) ;
END COMPONENT;
COMPONENT FIR Inte rpo la t i on
PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n r e : IN s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− u f i x2
F IR I n t e rp o l a t i o n i n i m : IN s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− u f i x2
F I R I n t e r p o l a t i o n o u t r e : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En15
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FIR Inte rpo la t i on out im : OUT s t d l o g i c v e c t o r (15




PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
FIR Dec imat ion in re : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− u f i x16
FIR Decimation in im : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− u f i x16
FIR Decimat ion out re : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En14
FIR Decimation out im : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) −− s f ix16 En14
) ;
END COMPONENT;
COMPONENT BPSK Demodulator Baseband
PORT( i n 0 r e : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− u f i x16
in0 im : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− u f i x16
out0 : OUT s t d l o g i c −− u f i x1
) ;
END COMPONENT;
−− Component Conf igurat ion Statements
FOR ALL : CommSystem tc
USE ENTITY work . CommSystem tc ( r t l ) ;
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FOR ALL : BPSK Modulator Baseband
USE ENTITY work . BPSK Modulator Baseband ( r t l ) ;
FOR ALL : F IR Inte rpo la t i on
USE ENTITY work . F IR Inte rpo la t i on ( r t l ) ;
FOR ALL : FIR Decimation
USE ENTITY work . FIR Decimation ( r t l ) ;
FOR ALL : BPSK Demodulator Baseband
USE ENTITY work . BPSK Demodulator Baseband ( r t l ) ;
−− S i g n a l s
SIGNAL enb 1 4 0 : s t d l o g i c ;
SIGNAL enb 1 1 1 : s t d l o g i c ;
SIGNAL enb 1 4 1 : s t d l o g i c ;
SIGNAL enb : s t d l o g i c ;
SIGNAL PN Sequence Generator out1 : s t d l o g i c ; −− u f i x1
SIGNAL BPSK Modulator Baseband out1 re : s t d l o g i c v e c t o r (1 DOWNTO 0)
; −− u f i x2
SIGNAL BPSK Modulator Baseband out1 im : s t d l o g i c v e c t o r (1 DOWNTO 0)
; −− u f i x2
SIGNAL BPSK Modulator Baseband out1 re signed : s igned (1 DOWNTO 0) ;
−− s f i x 2
SIGNAL BPSK Modulator Baseband out1 im signed : s igned (1 DOWNTO 0) ;
−− s f i x 2
SIGNAL BPSK Modulator Baseband out1 re 1 : s igned (1 DOWNTO 0) ; −−
s f i x 2
SIGNAL BPSK Modulator Baseband out1 im 1 : s igned (1 DOWNTO 0) ; −−
s f i x 2
SIGNAL BPSK Modulator Baseband out1 re 2 : s t d l o g i c v e c t o r (1 DOWNTO
0) ; −− u f i x 2
SIGNAL BPSK Modulator Baseband out1 im 2 : s t d l o g i c v e c t o r (1 DOWNTO
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0) ; −− u f i x 2
SIGNAL F I R I n t e r p o l a t i o n o u t 1 r e : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL FIR Inte rpo la t i on out1 im : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL F I R I n t e r p o l a t i o n o u t 1 r e s i g n e d : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL FIR In t e rpo l a t i on ou t1 im s i gned : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL F I R I n t e r p o l a t i o n o u t 1 r e 1 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL FIR Inte rpo l a t i on out1 im 1 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL de layMatch reg re : v e c t o r o f s i g n e d 1 6 (0 TO 1) ;
−− s f ix16 En15 [ 2 ]
SIGNAL delayMatch reg im : v e c t o r o f s i g n e d 1 6 (0 TO 1) ;
−− s f ix16 En15 [ 2 ]
SIGNAL F I R I n t e r p o l a t i o n o u t 1 r e 2 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL FIR Inte rpo l a t i on out1 im 2 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL F I R I n t e r p o l a t i o n o u t 1 r e 3 : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL FIR Inte rpo l a t i on out1 im 3 : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL FIR Decimat ion out1 re : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL FIR Decimation out1 im : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL FIR Dec imat ion out1 re s igned : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL FIR Decimat ion out1 im signed : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
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SIGNAL FIR Decimat ion out1 re 1 : s i gned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL FIR Decimation out1 im 1 : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL BPSK Demodulator Baseband out1 : s t d l o g i c ; −− u f i x1
SIGNAL BPSK Demodulator Baseband out1 1 : s t d l o g i c ; −− u f i x1
SIGNAL pn reg : unsigned (5 DOWNTO 0) ; −−
u f i x6
SIGNAL pn out : s t d l o g i c ;
SIGNAL pn xorout : s t d l o g i c ;
SIGNAL pn newvalue : v e c t o r o f u n s i g n e d 6 (0 TO 1) ;
−− u f i x6 [ 2 ]
SIGNAL p n v a l u e s h i f t e d : unsigned (4 DOWNTO 0) ; −−
uf ix5 E1
BEGIN
u CommSystem tc : CommSystem tc
PORT MAP( c l k => c lk ,
r e s e t => r e s e t ,
c l k e n a b l e => c l k enab l e ,
enb => enb ,
enb 1 1 1 => enb 1 1 1 ,
enb 1 4 0 => enb 1 4 0 ,
enb 1 4 1 => enb 1 4 1
) ;
−− <Root>/BPSK Modulator Baseband
u BPSK Modulator Baseband : BPSK Modulator Baseband
PORT MAP( in0 => PN Sequence Generator out1 , −− u f i x1
out0 r e => BPSK Modulator Baseband out1 re , −− u f i x2
out0 im => BPSK Modulator Baseband out1 im −− u f i x2
) ;
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−− <Root>/FIR I n t e r p o l a t i o n
u FIR Inte rpo l a t i on : F IR Inte rpo l a t i on
PORT MAP( c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
F I R I n t e r p o l a t i o n i n r e =>
BPSK Modulator Baseband out1 re 2 , −− u f i x2
F IR I n t e rp o l a t i o n i n i m =>
BPSK Modulator Baseband out1 im 2 , −− u f i x2
F I R I n t e r p o l a t i o n o u t r e => FIR In t e rpo l a t i on out1 r e , −−
s f ix16 En15
FIR Inte rpo la t i on out im => FIR Inte rpo la t i on out1 im −−
s f ix16 En15
) ;
−− <Root>/FIR Decimation
u FIR Decimation : FIR Decimation
PORT MAP( c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
FIR Dec imat ion in re => F I R I n t e r p o l a t i o n o u t 1 r e 3 , −−
u f i x16
FIR Decimation in im => FIR Inte rpo la t i on out1 im 3 , −−
u f i x16
FIR Decimat ion out re => FIR Decimation out1 re , −−
s f ix16 En14
FIR Decimation out im => FIR Decimation out1 im −−
s f ix16 En14
) ;
−− <Root>/BPSK Demodulator Baseband
u BPSK Demodulator Baseband : BPSK Demodulator Baseband
PORT MAP( i n 0 r e => s t d l o g i c v e c t o r ( FIR Dec imat ion out1 re 1 ) , −−
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u f i x16
in0 im => s t d l o g i c v e c t o r ( FIR Decimation out1 im 1 ) , −−
u f i x16
out0 => BPSK Demodulator Baseband out1 −− u f i x 1
) ;
−− <Root>/PN Sequence Generator
pn newvalue (0 ) <= pn reg ;
pn xorout <= pn newvalue (0 ) (0 ) XOR pn newvalue (0 ) (1 ) ;
p n v a l u e s h i f t e d <= pn newvalue (0 ) (5 DOWNTO 1) ;
pn newvalue (1 ) <= pn xorout & p n v a l u e s h i f t e d ;
pn out <= pn newvalue (0 ) (0 ) ;
PN generat ion temp process3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
pn reg <= to uns igned (1 , 6) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
pn reg <= pn newvalue (1 ) ;
END IF ;
END IF ;
END PROCESS PN generat ion temp process3 ;
PN Sequence Generator out1 <= pn out ;
BPSK Modulator Baseband out1 re signed <= signed (
BPSK Modulator Baseband out1 re ) ;
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BPSK Modulator Baseband out1 im signed <= signed (
BPSK Modulator Baseband out1 im ) ;
F I R I n t e r p o l a t i o n i n p i p e p r o c e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
BPSK Modulator Baseband out1 re 1 <= t o s i g n e d (2#00#, 2) ;
BPSK Modulator Baseband out1 im 1 <= t o s i g n e d (2#00#, 2) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
BPSK Modulator Baseband out1 re 1 <=
BPSK Modulator Baseband out1 re signed ;
BPSK Modulator Baseband out1 im 1 <=
BPSK Modulator Baseband out1 im signed ;
END IF ;
END IF ;
END PROCESS F I R I n t e r p o l a t i o n i n p i p e p r o c e s s ;
BPSK Modulator Baseband out1 re 2 <= s t d l o g i c v e c t o r (
BPSK Modulator Baseband out1 re 1 ) ;
BPSK Modulator Baseband out1 im 2 <= s t d l o g i c v e c t o r (
BPSK Modulator Baseband out1 im 1 ) ;
F I R I n t e r p o l a t i o n o u t 1 r e s i g n e d <= signed ( F I R I n t e r p o l a t i o n o u t 1 r e ) ;
F IR In t e rpo l a t i on out1 im s i gned <= signed ( FIR Inte rpo la t i on out1 im ) ;
FIR Dec imat ion in p ipe proce s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
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F I R I n t e r p o l a t i o n o u t 1 r e 1 <= t o s i g n e d (16#0000#, 16) ;
F IR Inte rpo l a t i on out1 im 1 <= t o s i g n e d (16#0000#, 16) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb = ’1 ’ THEN
F I R I n t e r p o l a t i o n o u t 1 r e 1 <= F I R I n t e r p o l a t i o n o u t 1 r e s i g n e d ;
F IR Int e rpo l a t i on out1 im 1 <= FIR Int e rpo l a t i on out1 im s i gned ;
END IF ;
END IF ;
END PROCESS FIR Dec imat ion in p ipe proce s s ;
de layMatch process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
de layMatch reg re <= (OTHERS => t o s i g n e d (16#0000#, 16) ) ;
delayMatch reg im <= (OTHERS => t o s i g n e d (16#0000#, 16) ) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb = ’1 ’ THEN
delayMatch reg im (0) <= FIR Inte rpo l a t i on out1 im 1 ;
delayMatch reg im (1) <= delayMatch reg im (0) ;
de layMatch reg re (0 ) <= F I R I n t e r p o l a t i o n o u t 1 r e 1 ;
de layMatch reg re (1 ) <= delayMatch reg re (0 ) ;
END IF ;
END IF ;
END PROCESS delayMatch process ;
F I R I n t e r p o l a t i o n o u t 1 r e 2 <= delayMatch reg re (1 ) ;
F IR Int e rpo l a t i on out1 im 2 <= delayMatch reg im (1) ;
F I R I n t e r p o l a t i o n o u t 1 r e 3 <= s t d l o g i c v e c t o r (
F I R I n t e r p o l a t i o n o u t 1 r e 2 ) ;
F IR Int e rpo l a t i on out1 im 3 <= s t d l o g i c v e c t o r (
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FIR Inte rpo l a t i on out1 im 2 ) ;
FIR Dec imat ion out1 re s igned <= signed ( FIR Decimat ion out1 re ) ;
FIR Decimat ion out1 im signed <= signed ( FIR Decimation out1 im ) ;
BPSK Demodulator Baseband in pipe process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
FIR Decimat ion out1 re 1 <= t o s i g n e d (16#0000#, 16) ;
FIR Decimation out1 im 1 <= t o s i g n e d (16#0000#, 16) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
FIR Decimat ion out1 re 1 <= FIR Dec imat ion out1 re s igned ;
FIR Decimation out1 im 1 <= FIR Decimat ion out1 im signed ;
END IF ;
END IF ;
END PROCESS BPSK Demodulator Baseband in pipe process ;
BPSK Demodulator Baseband out pipe process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
BPSK Demodulator Baseband out1 1 <= ’ 0 ’ ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
BPSK Demodulator Baseband out1 1 <=
BPSK Demodulator Baseband out1 ;
END IF ;
END IF ;
END PROCESS BPSK Demodulator Baseband out pipe process ;
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ce out <= enb 1 4 1 ;
To DataSink <= BPSK Demodulator Baseband out1 1 ;





−− F i l e Name : CommSystem pkg . vhd
−− Created : 2014−03−16 01 : 42 : 4 0
−−




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
PACKAGE CommSystem pkg IS
TYPE v e c t o r o f s i g n e d 1 6 IS ARRAY (NATURAL RANGE <>) OF s igned (15
DOWNTO 0) ;
TYPE v e c t o r o f u n s i g n e d 6 IS ARRAY (NATURAL RANGE <>) OF unsigned (5
DOWNTO 0) ;





−− F i l e Name : CommSystem tc . vhd
−− Created : 2014−03−16 01 : 42 : 1 0
−−





−− Module : CommSystem tc
−− Source Path : CommSystem tc
−− Hierarchy Level : 1
−−
−− Master c l o ck enable input : c l k e n a b l e
−−
−− enb : i d e n t i c a l to c l k e n a b l e
−− enb 1 1 1 : i d e n t i c a l to c l k e n a b l e
−− enb 1 4 0 : 4x s lower than c l k e n a b l e with l a s t phase




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY CommSystem tc IS
PORT( c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
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enb : OUT s t d l o g i c ;
enb 1 1 1 : OUT s t d l o g i c ;
enb 1 4 0 : OUT s t d l o g i c ;
enb 1 4 1 : OUT s t d l o g i c
) ;
END CommSystem tc ;
ARCHITECTURE r t l OF CommSystem tc IS
−− S i g n a l s
SIGNAL count4 : unsigned (1 DOWNTO 0) ; −−
u f i x2
SIGNAL p h a s e a l l : s t d l o g i c ;
SIGNAL phase 0 : s t d l o g i c ;
SIGNAL phase 0 tmp : s t d l o g i c ;
SIGNAL phase 1 : s t d l o g i c ;
SIGNAL phase 1 tmp : s t d l o g i c ;
BEGIN
Counter4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
count4 <= to uns igned (1 , 2) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF c l k e n a b l e = ’1 ’ THEN
IF count4 = to uns igned (3 , 2) THEN
count4 <= to uns igned (0 , 2) ;
ELSE





END PROCESS Counter4 ;
p h a s e a l l <= ’1 ’ WHEN c l k e n a b l e = ’1 ’ ELSE ’ 0 ’ ;
temp process1 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
phase 0 <= ’ 0 ’ ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF c l k e n a b l e = ’1 ’ THEN
phase 0 <= phase 0 tmp ;
END IF ;
END IF ;
END PROCESS temp process1 ;
phase 0 tmp <= ’1 ’ WHEN count4 = to uns igned (3 , 2) AND c l k e n a b l e =
’1 ’ ELSE ’ 0 ’ ;
temp process2 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
phase 1 <= ’ 1 ’ ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF c l k e n a b l e = ’1 ’ THEN
phase 1 <= phase 1 tmp ;
END IF ;
END IF ;
END PROCESS temp process2 ;
phase 1 tmp <= ’1 ’ WHEN count4 = to uns igned (0 , 2) AND c l k e n a b l e =
’1 ’ ELSE ’ 0 ’ ;
enb <= p h a s e a l l AND c l k e n a b l e ;
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enb 1 1 1 <= p h a s e a l l AND c l k e n a b l e ;
enb 1 4 0 <= phase 0 AND c l k e n a b l e ;
enb 1 4 1 <= phase 1 AND c l k e n a b l e ;





−− F i l e Name : BPSK Modulator Baseband . vhd
−− Created : 2014−03−16 01 : 42 : 0 9
−−





−− Module : BPSK Modulator Baseband
−− Source Path : CommSystem/BPSK Modulator Baseband




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY BPSK Modulator Baseband IS
PORT( in0 : IN s t d l o g i c ; −− u f i x1
out0 r e : OUT s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− s f i x 2
out0 im : OUT s t d l o g i c v e c t o r (1
DOWNTO 0) −− s f i x 2
) ;
END BPSK Modulator Baseband ;
ARCHITECTURE r t l OF BPSK Modulator Baseband IS
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−− S i g n a l s
SIGNAL inphase : s igned (1 DOWNTO 0) ; −−
s f i x 2
SIGNAL quadrature : s i gned (1 DOWNTO 0) ; −−
s f i x 2
BEGIN
inphase <= t o s i g n e d (2#01#, 2) WHEN in0 = ’0 ’ ELSE
t o s i g n e d (2#11#, 2) ;
ou t0 r e <= s t d l o g i c v e c t o r ( inphase ) ;
quadrature <= t o s i g n e d (2#00#, 2) ;
out0 im <= s t d l o g i c v e c t o r ( quadrature ) ;
END r t l ;
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A.1.5 FIR Interpolation Filter
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−
−− F i l e Name : FIR Inte rpo la t i on
−− Created : 2014−03−16 01 : 42 : 1 0







−− Module : F IR Inte rpo la t i on




−− HDL Implementation : Ful ly p a r a l l e l
−− M u l t i p l i e r s : 20
−− Folding Factor : 1
LIBRARY IEEE ;
USE IEEE . s t d l o g i c 1 1 6 4 . a l l ;
USE IEEE . numer ic std .ALL;
ENTITY FIR Inte rpo l a t i on IS
PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n r e : IN s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− s f i x 2
F IR I n t e rp o l a t i o n i n i m : IN s t d l o g i c v e c t o r (1
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DOWNTO 0) ; −− s f i x 2
F I R I n t e r p o l a t i o n o u t r e : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En15
FIR Inte rpo la t i on out im : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) −− s f ix16 En15
) ;
END FIR Inte rpo l a t i on ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Module Arch i t e c tu r e : F IR Inte rpo la t i on
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
ARCHITECTURE r t l OF FIR Inte rpo la t i on IS
−− Local Functions
−− Type D e f i n i t i o n s
TYPE d e l a y p i p e l i n e t y p e IS ARRAY (NATURAL range <>) OF s igned (1
DOWNTO 0) ; −− s f i x 2
TYPE sumde lay p ipe l i n e type IS ARRAY (NATURAL range <>) OF s igned (16
DOWNTO 0) ; −− s f ix17 En15
−− Constants
CONSTANT c o e f f p h a s e 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (17504 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 2 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 4 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 4 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
−− S i g n a l s
SIGNAL cur count : unsigned (1 DOWNTO 0) ; −−
u f i x2
SIGNAL phase 3 : s t d l o g i c ; −− boolean
SIGNAL d e l a y p i p e l i n e r e : d e l a y p i p e l i n e t y p e (0 TO 19)
; −− s f i x 2
SIGNAL d e l a y p i p e l i n e i m : d e l a y p i p e l i n e t y p e (0 TO 19)
; −− s f i x 2
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SIGNAL F I R I n t e r p o l a t i o n i n r e g t y p e r e : s i gned (1 DOWNTO 0) ; −− s f i x 2
SIGNAL F I R I n t e r p o l a t i o n i n r e g t y p e i m : s igned (1 DOWNTO 0) ; −− s f i x 2
SIGNAL product re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 1 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 1 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 1 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 1 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 2 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 2 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 2 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 2 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 2 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 3 r e : s i gned (16 DOWNTO 0) ; −−
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s f ix17 En15
SIGNAL product 3 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 3 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 3 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 3 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 4 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 4 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 4 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 4 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 4 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 5 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 5 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 5 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 5 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 5 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 6 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 6 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
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SIGNAL product mux 6 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 6 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 6 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 7 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 7 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 7 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 7 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 7 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 8 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 8 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 8 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 8 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 8 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 9 r e : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 9 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 9 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 9 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
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s f ix18 En15
SIGNAL produc t 9 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 10 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 10 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 10 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 0 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 10 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 11 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 11 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 11 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 1 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 11 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 12 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 12 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 12 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 2 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 12 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
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SIGNAL produc t 13 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 13 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 13 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 3 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 13 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 14 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 14 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 14 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 4 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 14 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 15 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 15 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 15 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 5 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 15 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 16 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 16 im : s igned (16 DOWNTO 0) ; −−
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s f ix17 En15
SIGNAL product mux 16 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 6 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 16 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 17 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 17 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 17 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 7 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 17 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 18 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 18 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 18 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 1 8 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 18 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 19 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 19 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 19 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
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SIGNAL p r o d u c t 1 9 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 19 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 20 re : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product 20 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL product mux 20 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL p r o d u c t 2 0 r e p i p e r e : s i gned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL produc t 20 r e p ipe im : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL sumvector1 re : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix17 En15
SIGNAL sumvector1 im : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix17 En15
SIGNAL add cast : s i gned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 1 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 2 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 3 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 1 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 4 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 5 : s igned (16 DOWNTO 0) ; −−
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s f ix17 En15
SIGNAL add temp 2 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 6 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 7 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 3 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 8 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 9 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 4 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 10 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 11 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 5 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 12 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 13 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 6 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 14 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 15 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 7 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
133
SIGNAL add cas t 16 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 17 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 8 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 18 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 19 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 9 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 20 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 21 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 10 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 22 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 23 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 11 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 24 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 25 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 12 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 26 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 27 : s igned (16 DOWNTO 0) ; −−
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s f ix17 En15
SIGNAL add temp 13 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 28 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 29 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 14 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 30 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 31 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 15 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 32 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 33 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 16 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 34 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 35 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 17 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 36 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 37 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 18 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
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SIGNAL add cas t 38 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 39 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 19 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL s u m d e l a y p i p e l i n e 1 r e : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix17 En15
SIGNAL sumde lay p ipe l ine1 im : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix17 En15
SIGNAL sumvector2 re : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix17 En15
SIGNAL sumvector2 im : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix17 En15
SIGNAL add cas t 40 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 41 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 20 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 42 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 43 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 21 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 44 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 45 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 22 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 46 : s igned (16 DOWNTO 0) ; −−
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s f ix17 En15
SIGNAL add cas t 47 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 23 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 48 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 49 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 24 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 50 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 51 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 25 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 52 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 53 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 26 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 54 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 55 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 27 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 56 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 57 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
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SIGNAL add temp 28 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 58 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 59 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 29 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL s u m d e l a y p i p e l i n e 2 r e : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix17 En15
SIGNAL sumde lay p ipe l ine2 im : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix17 En15
SIGNAL sumvector3 re : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix17 En15
SIGNAL sumvector3 im : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix17 En15
SIGNAL add cas t 60 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 61 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 30 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 62 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 63 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 31 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 64 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 65 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 32 : s igned (17 DOWNTO 0) ; −−
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s f ix18 En15
SIGNAL add cas t 66 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 67 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 33 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 68 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 69 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 34 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 70 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 71 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 35 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL s u m d e l a y p i p e l i n e 3 r e : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix17 En15
SIGNAL sumde lay p ipe l ine3 im : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix17 En15
SIGNAL sumvector4 re : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix17 En15
SIGNAL sumvector4 im : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix17 En15
SIGNAL add cas t 72 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 73 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 36 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
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SIGNAL add cas t 74 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 75 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 37 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL s u m d e l a y p i p e l i n e 4 r e : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix17 En15
SIGNAL sumde lay p ipe l ine4 im : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix17 En15
SIGNAL sum5 re : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL sum5 im : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 76 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 77 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 38 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL add cas t 78 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add cas t 79 : s igned (16 DOWNTO 0) ; −−
s f ix17 En15
SIGNAL add temp 39 : s igned (17 DOWNTO 0) ; −−
s f ix18 En15
SIGNAL output typeconve r t r e : s i gned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL output typeconvert im : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL r e g o u t r e : s i gned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL regout im : s igned (15 DOWNTO 0) ; −−
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s f ix16 En15
SIGNAL muxout re : s i gned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL muxout im : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
BEGIN
−− Block Statements
ce output : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
cur count <= to uns igned (0 , 2) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
IF cur count = to uns igned (3 , 2) THEN
cur count <= to uns igned (0 , 2) ;
ELSE




END PROCESS ce output ;
phase 3 <= ’1 ’ WHEN cur count = to uns igned (3 , 2) AND enb 1 1 1 = ’1 ’
ELSE ’ 0 ’ ;
−− −−−−−−−−−−−−−−−− Delay R e g i s t e r s −−−−−−−−−−−−−−−−
D e l a y P i p e l i n e p r o c e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
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d e l a y p i p e l i n e r e (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
d e l a y p i p e l i n e i m (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 3 = ’1 ’ THEN
d e l a y p i p e l i n e r e (0 ) <= signed ( F I R I n t e r p o l a t i o n i n r e ) ;
d e l a y p i p e l i n e r e (1 TO 19) <= d e l a y p i p e l i n e r e (0 TO 18) ;
d e l a y p i p e l i n e i m (0) <= signed ( F IR I n t e rp o l a t i o n i n i m ) ;
d e l a y p i p e l i n e i m (1 TO 19) <= d e l a y p i p e l i n e i m (0 TO 18) ;
END IF ;
END IF ;
END PROCESS D e l a y P i p e l i n e p r o c e s s ;
F I R I n t e r p o l a t i o n i n r e g t y p e r e <= signed ( F I R I n t e r p o l a t i o n i n r e ) ;
F I R I n t e r p o l a t i o n i n r e g t y p e i m <= signed ( F I R I n t e rp o l a t i o n i n i m ) ;
product mux <= c o e f f p h a s e 1 2 1 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 2 1 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 2 1 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 2 1 ;
temp process4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t r e p i p e r e <= d e l a y p i p e l i n e r e (19) ∗ product mux ;




END PROCESS temp process4 ;
p roduct re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t r e p i p e r e (17) =
’0 ’ AND p r o d u c t r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t r e p i p e r e (17) = ’1 ’
AND p r o d u c t r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t r e p i p e r e (16 DOWNTO 0) ) ;
product im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t r e p ipe im (17) =
’0 ’ AND produc t r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t r e p ipe im (17) = ’1 ’
AND produc t r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t r e p ipe im (16 DOWNTO 0) ) ;
product mux 1 <= c o e f f p h a s e 1 2 0 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 2 0 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 2 0 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 2 0 ;
temp process5 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 1 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 r e p i p e r e <= d e l a y p i p e l i n e r e (18) ∗ product mux 1 ;




END PROCESS temp process5 ;
p roduc t 1 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 r e p i p e r e (16 DOWNTO 0) ) ;
product 1 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 1 r e p ipe im
(17) = ’0 ’ AND produc t 1 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 1 r e p ipe im (17) =
’1 ’ AND produc t 1 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 1 r e p ipe im (16 DOWNTO 0) ) ;
product mux 2 <= c o e f f p h a s e 1 1 9 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 9 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 9 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 9 ;
temp process6 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 2 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 2 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 2 r e p i p e r e <= d e l a y p i p e l i n e r e (17) ∗ product mux 2 ;




END PROCESS temp process6 ;
p roduc t 2 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 2 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 2 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 2 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 2 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 2 r e p i p e r e (16 DOWNTO 0) ) ;
product 2 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 2 r e p ipe im
(17) = ’0 ’ AND produc t 2 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 2 r e p ipe im (17) =
’1 ’ AND produc t 2 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 2 r e p ipe im (16 DOWNTO 0) ) ;
product mux 3 <= c o e f f p h a s e 1 1 8 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 8 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 8 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 8 ;
temp process7 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 3 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 3 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 3 r e p i p e r e <= d e l a y p i p e l i n e r e (16) ∗ product mux 3 ;




END PROCESS temp process7 ;
p roduc t 3 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 3 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 3 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 3 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 3 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 3 r e p i p e r e (16 DOWNTO 0) ) ;
product 3 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 3 r e p ipe im
(17) = ’0 ’ AND produc t 3 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 3 r e p ipe im (17) =
’1 ’ AND produc t 3 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 3 r e p ipe im (16 DOWNTO 0) ) ;
product mux 4 <= c o e f f p h a s e 1 1 7 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 7 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 7 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 7 ;
temp process8 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 4 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 4 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 4 r e p i p e r e <= d e l a y p i p e l i n e r e (15) ∗ product mux 4 ;




END PROCESS temp process8 ;
p roduc t 4 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 4 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 4 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 4 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 4 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 4 r e p i p e r e (16 DOWNTO 0) ) ;
product 4 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 4 r e p ipe im
(17) = ’0 ’ AND produc t 4 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 4 r e p ipe im (17) =
’1 ’ AND produc t 4 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 4 r e p ipe im (16 DOWNTO 0) ) ;
product mux 5 <= c o e f f p h a s e 1 1 6 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 6 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 6 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 6 ;
temp process9 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 5 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 5 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 5 r e p i p e r e <= d e l a y p i p e l i n e r e (14) ∗ product mux 5 ;




END PROCESS temp process9 ;
p roduc t 5 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 5 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 5 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 5 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 5 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 5 r e p i p e r e (16 DOWNTO 0) ) ;
product 5 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 5 r e p ipe im
(17) = ’0 ’ AND produc t 5 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 5 r e p ipe im (17) =
’1 ’ AND produc t 5 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 5 r e p ipe im (16 DOWNTO 0) ) ;
product mux 6 <= c o e f f p h a s e 1 1 5 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 5 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 5 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 5 ;
temp process10 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 6 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 6 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 6 r e p i p e r e <= d e l a y p i p e l i n e r e (13) ∗ product mux 6 ;




END PROCESS temp process10 ;
p roduc t 6 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 6 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 6 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 6 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 6 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 6 r e p i p e r e (16 DOWNTO 0) ) ;
product 6 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 6 r e p ipe im
(17) = ’0 ’ AND produc t 6 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 6 r e p ipe im (17) =
’1 ’ AND produc t 6 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 6 r e p ipe im (16 DOWNTO 0) ) ;
product mux 7 <= c o e f f p h a s e 1 1 4 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 4 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 4 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 4 ;
temp process11 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 7 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 7 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 7 r e p i p e r e <= d e l a y p i p e l i n e r e (12) ∗ product mux 7 ;




END PROCESS temp process11 ;
p roduc t 7 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 7 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 7 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 7 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 7 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 7 r e p i p e r e (16 DOWNTO 0) ) ;
product 7 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 7 r e p ipe im
(17) = ’0 ’ AND produc t 7 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 7 r e p ipe im (17) =
’1 ’ AND produc t 7 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 7 r e p ipe im (16 DOWNTO 0) ) ;
product mux 8 <= c o e f f p h a s e 1 1 3 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 3 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 3 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 3 ;
temp process12 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 8 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 8 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 8 r e p i p e r e <= d e l a y p i p e l i n e r e (11) ∗ product mux 8 ;




END PROCESS temp process12 ;
p roduc t 8 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 8 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 8 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 8 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 8 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 8 r e p i p e r e (16 DOWNTO 0) ) ;
product 8 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 8 r e p ipe im
(17) = ’0 ’ AND produc t 8 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 8 r e p ipe im (17) =
’1 ’ AND produc t 8 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 8 r e p ipe im (16 DOWNTO 0) ) ;
product mux 9 <= c o e f f p h a s e 1 1 2 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 2 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 2 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 2 ;
temp process13 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 9 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p r oduc t 9 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 9 r e p i p e r e <= d e l a y p i p e l i n e r e (10) ∗ product mux 9 ;




END PROCESS temp process13 ;
p roduc t 9 r e <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 9 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 9 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 9 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 9 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 9 r e p i p e r e (16 DOWNTO 0) ) ;
product 9 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 9 r e p ipe im
(17) = ’0 ’ AND produc t 9 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 9 r e p ipe im (17) =
’1 ’ AND produc t 9 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 9 r e p ipe im (16 DOWNTO 0) ) ;
product mux 10 <= c o e f f p h a s e 1 1 1 WHEN ( cur count = to uns igned (0 , 2)
) ELSE
c o e f f p h a s e 2 1 1 WHEN ( cur count = to uns igned
(1 , 2) ) ELSE
c o e f f p h a s e 3 1 1 WHEN ( cur count = to uns igned
(2 , 2) ) ELSE
c o e f f p h a s e 4 1 1 ;
temp process14 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 0 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 10 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 0 r e p i p e r e <= d e l a y p i p e l i n e r e (9 ) ∗ product mux 10 ;




END PROCESS temp process14 ;
p roduc t 10 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 0 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 0 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 0 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 0 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 0 r e p i p e r e (16 DOWNTO 0) ) ;
product 10 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 10 r e p ipe im
(17) = ’0 ’ AND produc t 10 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 10 r e p ipe im (17) =
’1 ’ AND produc t 10 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 10 r e p ipe im (16 DOWNTO 0) ) ;
product mux 11 <= c o e f f p h a s e 1 1 0 WHEN ( cur count = to uns igned (0 , 2)
) ELSE
c o e f f p h a s e 2 1 0 WHEN ( cur count = to uns igned
(1 , 2) ) ELSE
c o e f f p h a s e 3 1 0 WHEN ( cur count = to uns igned
(2 , 2) ) ELSE
c o e f f p h a s e 4 1 0 ;
temp process15 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 1 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 11 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 1 r e p i p e r e <= d e l a y p i p e l i n e r e (8 ) ∗ product mux 11 ;




END PROCESS temp process15 ;
p roduc t 11 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 1 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 1 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 1 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 1 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 1 r e p i p e r e (16 DOWNTO 0) ) ;
product 11 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 11 r e p ipe im
(17) = ’0 ’ AND produc t 11 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 11 r e p ipe im (17) =
’1 ’ AND produc t 11 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 11 r e p ipe im (16 DOWNTO 0) ) ;
product mux 12 <= c o e f f p h a s e 1 9 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 9 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 9 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 9 ;
temp process16 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 2 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 12 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 2 r e p i p e r e <= d e l a y p i p e l i n e r e (7 ) ∗ product mux 12 ;




END PROCESS temp process16 ;
p roduc t 12 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 2 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 2 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 2 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 2 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 2 r e p i p e r e (16 DOWNTO 0) ) ;
product 12 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 12 r e p ipe im
(17) = ’0 ’ AND produc t 12 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 12 r e p ipe im (17) =
’1 ’ AND produc t 12 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 12 r e p ipe im (16 DOWNTO 0) ) ;
product mux 13 <= c o e f f p h a s e 1 8 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 8 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 8 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 8 ;
temp process17 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 3 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 13 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 3 r e p i p e r e <= d e l a y p i p e l i n e r e (6 ) ∗ product mux 13 ;




END PROCESS temp process17 ;
p roduc t 13 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 3 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 3 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 3 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 3 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 3 r e p i p e r e (16 DOWNTO 0) ) ;
product 13 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 13 r e p ipe im
(17) = ’0 ’ AND produc t 13 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 13 r e p ipe im (17) =
’1 ’ AND produc t 13 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 13 r e p ipe im (16 DOWNTO 0) ) ;
product mux 14 <= c o e f f p h a s e 1 7 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 7 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 7 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 7 ;
temp process18 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 4 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 14 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 4 r e p i p e r e <= d e l a y p i p e l i n e r e (5 ) ∗ product mux 14 ;




END PROCESS temp process18 ;
p roduc t 14 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 4 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 4 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 4 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 4 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 4 r e p i p e r e (16 DOWNTO 0) ) ;
product 14 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 14 r e p ipe im
(17) = ’0 ’ AND produc t 14 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 14 r e p ipe im (17) =
’1 ’ AND produc t 14 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 14 r e p ipe im (16 DOWNTO 0) ) ;
product mux 15 <= c o e f f p h a s e 1 6 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 6 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 6 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 6 ;
temp process19 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 5 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 15 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 5 r e p i p e r e <= d e l a y p i p e l i n e r e (4 ) ∗ product mux 15 ;




END PROCESS temp process19 ;
p roduc t 15 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 5 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 5 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 5 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 5 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 5 r e p i p e r e (16 DOWNTO 0) ) ;
product 15 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 15 r e p ipe im
(17) = ’0 ’ AND produc t 15 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 15 r e p ipe im (17) =
’1 ’ AND produc t 15 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 15 r e p ipe im (16 DOWNTO 0) ) ;
product mux 16 <= c o e f f p h a s e 1 5 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 5 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 5 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 5 ;
temp process20 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 6 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 16 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 6 r e p i p e r e <= d e l a y p i p e l i n e r e (3 ) ∗ product mux 16 ;




END PROCESS temp process20 ;
p roduc t 16 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 6 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 6 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 6 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 6 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 6 r e p i p e r e (16 DOWNTO 0) ) ;
product 16 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 16 r e p ipe im
(17) = ’0 ’ AND produc t 16 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 16 r e p ipe im (17) =
’1 ’ AND produc t 16 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 16 r e p ipe im (16 DOWNTO 0) ) ;
product mux 17 <= c o e f f p h a s e 1 4 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 4 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 4 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 4 ;
temp process21 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 7 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 17 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 7 r e p i p e r e <= d e l a y p i p e l i n e r e (2 ) ∗ product mux 17 ;




END PROCESS temp process21 ;
p roduc t 17 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 7 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 7 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 7 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 7 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 7 r e p i p e r e (16 DOWNTO 0) ) ;
product 17 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 17 r e p ipe im
(17) = ’0 ’ AND produc t 17 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 17 r e p ipe im (17) =
’1 ’ AND produc t 17 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 17 r e p ipe im (16 DOWNTO 0) ) ;
product mux 18 <= c o e f f p h a s e 1 3 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 3 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 3 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 3 ;
temp process22 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 8 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 18 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 8 r e p i p e r e <= d e l a y p i p e l i n e r e (1 ) ∗ product mux 18 ;




END PROCESS temp process22 ;
p roduc t 18 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 8 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 8 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 8 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 8 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 8 r e p i p e r e (16 DOWNTO 0) ) ;
product 18 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 18 r e p ipe im
(17) = ’0 ’ AND produc t 18 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 18 r e p ipe im (17) =
’1 ’ AND produc t 18 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 18 r e p ipe im (16 DOWNTO 0) ) ;
product mux 19 <= c o e f f p h a s e 1 2 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 2 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 2 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 2 ;
temp process23 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 1 9 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 19 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 1 9 r e p i p e r e <= d e l a y p i p e l i n e r e (0 ) ∗ product mux 19 ;




END PROCESS temp process23 ;
p roduc t 19 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 1 9 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 1 9 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 1 9 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 1 9 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 1 9 r e p i p e r e (16 DOWNTO 0) ) ;
product 19 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 19 r e p ipe im
(17) = ’0 ’ AND produc t 19 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 19 r e p ipe im (17) =
’1 ’ AND produc t 19 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 19 r e p ipe im (16 DOWNTO 0) ) ;
product mux 20 <= c o e f f p h a s e 1 1 WHEN ( cur count = to uns igned (0 , 2) )
ELSE
c o e f f p h a s e 2 1 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 ;
temp process24 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t 2 0 r e p i p e r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t 20 r e p ipe im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
p r o d u c t 2 0 r e p i p e r e <= F I R I n t e r p o l a t i o n i n r e g t y p e r e ∗
product mux 20 ;
p roduc t 20 r e p ipe im <= F I R I n t e r p o l a t i o n i n r e g t y p e i m ∗
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product mux 20 ;
END IF ;
END IF ;
END PROCESS temp process24 ;
p roduc t 20 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN p r o d u c t 2 0 r e p i p e r e
(17) = ’0 ’ AND p r o d u c t 2 0 r e p i p e r e (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN p r o d u c t 2 0 r e p i p e r e (17) =
’1 ’ AND p r o d u c t 2 0 r e p i p e r e (16) /= ’1 ’
ELSE ( p r o d u c t 2 0 r e p i p e r e (16 DOWNTO 0) ) ;
product 20 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN produc t 20 r e p ipe im
(17) = ’0 ’ AND produc t 20 r e p ipe im (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN produc t 20 r e p ipe im (17) =
’1 ’ AND produc t 20 r e p ipe im (16) /= ’1 ’
ELSE ( p roduc t 20 r e p ipe im (16 DOWNTO 0) ) ;
add cast <= product re ;
add cas t 1 <= produc t 1 r e ;
add temp <= r e s i z e ( add cast , 18) + r e s i z e ( add cast 1 , 18) ;
sumvector1 re (0 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp (17) = ’0 ’
AND add temp (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp (17) = ’1 ’ AND
add temp (16) /= ’1 ’
ELSE ( add temp (16 DOWNTO 0) ) ;
add cas t 2 <= product im ;
add cas t 3 <= product 1 im ;
add temp 1 <= r e s i z e ( add cast 2 , 18) + r e s i z e ( add cast 3 , 18) ;
sumvector1 im (0) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 (17) =
’0 ’ AND add temp 1 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 (17) = ’1 ’ AND
add temp 1 (16) /= ’1 ’
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ELSE ( add temp 1 (16 DOWNTO 0) ) ;
add cas t 4 <= produc t 2 r e ;
add cas t 5 <= produc t 3 r e ;
add temp 2 <= r e s i z e ( add cast 4 , 18) + r e s i z e ( add cast 5 , 18) ;
sumvector1 re (1 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 (17) =
’0 ’ AND add temp 2 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 (17) = ’1 ’ AND
add temp 2 (16) /= ’1 ’
ELSE ( add temp 2 (16 DOWNTO 0) ) ;
add cas t 6 <= product 2 im ;
add cas t 7 <= product 3 im ;
add temp 3 <= r e s i z e ( add cast 6 , 18) + r e s i z e ( add cast 7 , 18) ;
sumvector1 im (1) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 (17) =
’0 ’ AND add temp 3 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 (17) = ’1 ’ AND
add temp 3 (16) /= ’1 ’
ELSE ( add temp 3 (16 DOWNTO 0) ) ;
add cas t 8 <= produc t 4 r e ;
add cas t 9 <= produc t 5 r e ;
add temp 4 <= r e s i z e ( add cast 8 , 18) + r e s i z e ( add cast 9 , 18) ;
sumvector1 re (2 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 (17) =
’0 ’ AND add temp 4 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 (17) = ’1 ’ AND
add temp 4 (16) /= ’1 ’
ELSE ( add temp 4 (16 DOWNTO 0) ) ;
add cas t 10 <= product 4 im ;
add cas t 11 <= product 5 im ;
add temp 5 <= r e s i z e ( add cast 10 , 18) + r e s i z e ( add cast 11 , 18) ;
sumvector1 im (2) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 5 (17) =
164
’ 0 ’ AND add temp 5 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 5 (17) = ’1 ’ AND
add temp 5 (16) /= ’1 ’
ELSE ( add temp 5 (16 DOWNTO 0) ) ;
add cas t 12 <= produc t 6 r e ;
add cas t 13 <= produc t 7 r e ;
add temp 6 <= r e s i z e ( add cast 12 , 18) + r e s i z e ( add cast 13 , 18) ;
sumvector1 re (3 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 6 (17) =
’0 ’ AND add temp 6 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 6 (17) = ’1 ’ AND
add temp 6 (16) /= ’1 ’
ELSE ( add temp 6 (16 DOWNTO 0) ) ;
add cas t 14 <= product 6 im ;
add cas t 15 <= product 7 im ;
add temp 7 <= r e s i z e ( add cast 14 , 18) + r e s i z e ( add cast 15 , 18) ;
sumvector1 im (3) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 7 (17) =
’0 ’ AND add temp 7 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 7 (17) = ’1 ’ AND
add temp 7 (16) /= ’1 ’
ELSE ( add temp 7 (16 DOWNTO 0) ) ;
add cas t 16 <= produc t 8 r e ;
add cas t 17 <= produc t 9 r e ;
add temp 8 <= r e s i z e ( add cast 16 , 18) + r e s i z e ( add cast 17 , 18) ;
sumvector1 re (4 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 8 (17) =
’0 ’ AND add temp 8 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 8 (17) = ’1 ’ AND
add temp 8 (16) /= ’1 ’
ELSE ( add temp 8 (16 DOWNTO 0) ) ;
add cas t 18 <= product 8 im ;
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add cas t 19 <= product 9 im ;
add temp 9 <= r e s i z e ( add cast 18 , 18) + r e s i z e ( add cast 19 , 18) ;
sumvector1 im (4) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 9 (17) =
’0 ’ AND add temp 9 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 9 (17) = ’1 ’ AND
add temp 9 (16) /= ’1 ’
ELSE ( add temp 9 (16 DOWNTO 0) ) ;
add cas t 20 <= product 10 re ;
add cas t 21 <= product 11 re ;
add temp 10 <= r e s i z e ( add cast 20 , 18) + r e s i z e ( add cast 21 , 18) ;
sumvector1 re (5 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 10 (17) =
’0 ’ AND add temp 10 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 10 (17) = ’1 ’ AND
add temp 10 (16) /= ’1 ’
ELSE ( add temp 10 (16 DOWNTO 0) ) ;
add cas t 22 <= product 10 im ;
add cas t 23 <= product 11 im ;
add temp 11 <= r e s i z e ( add cast 22 , 18) + r e s i z e ( add cast 23 , 18) ;
sumvector1 im (5) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 11 (17) =
’0 ’ AND add temp 11 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 11 (17) = ’1 ’ AND
add temp 11 (16) /= ’1 ’
ELSE ( add temp 11 (16 DOWNTO 0) ) ;
add cas t 24 <= product 12 re ;
add cas t 25 <= product 13 re ;
add temp 12 <= r e s i z e ( add cast 24 , 18) + r e s i z e ( add cast 25 , 18) ;
sumvector1 re (6 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 12 (17) =
’0 ’ AND add temp 12 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 12 (17) = ’1 ’ AND
add temp 12 (16) /= ’1 ’
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ELSE ( add temp 12 (16 DOWNTO 0) ) ;
add cas t 26 <= product 12 im ;
add cas t 27 <= product 13 im ;
add temp 13 <= r e s i z e ( add cast 26 , 18) + r e s i z e ( add cast 27 , 18) ;
sumvector1 im (6) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 13 (17) =
’0 ’ AND add temp 13 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 13 (17) = ’1 ’ AND
add temp 13 (16) /= ’1 ’
ELSE ( add temp 13 (16 DOWNTO 0) ) ;
add cas t 28 <= product 14 re ;
add cas t 29 <= product 15 re ;
add temp 14 <= r e s i z e ( add cast 28 , 18) + r e s i z e ( add cast 29 , 18) ;
sumvector1 re (7 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 14 (17) =
’0 ’ AND add temp 14 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 14 (17) = ’1 ’ AND
add temp 14 (16) /= ’1 ’
ELSE ( add temp 14 (16 DOWNTO 0) ) ;
add cas t 30 <= product 14 im ;
add cas t 31 <= product 15 im ;
add temp 15 <= r e s i z e ( add cast 30 , 18) + r e s i z e ( add cast 31 , 18) ;
sumvector1 im (7) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 15 (17) =
’0 ’ AND add temp 15 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 15 (17) = ’1 ’ AND
add temp 15 (16) /= ’1 ’
ELSE ( add temp 15 (16 DOWNTO 0) ) ;
add cas t 32 <= product 16 re ;
add cas t 33 <= product 17 re ;
add temp 16 <= r e s i z e ( add cast 32 , 18) + r e s i z e ( add cast 33 , 18) ;
sumvector1 re (8 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 16 (17) =
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’ 0 ’ AND add temp 16 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 16 (17) = ’1 ’ AND
add temp 16 (16) /= ’1 ’
ELSE ( add temp 16 (16 DOWNTO 0) ) ;
add cas t 34 <= product 16 im ;
add cas t 35 <= product 17 im ;
add temp 17 <= r e s i z e ( add cast 34 , 18) + r e s i z e ( add cast 35 , 18) ;
sumvector1 im (8) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 17 (17) =
’0 ’ AND add temp 17 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 17 (17) = ’1 ’ AND
add temp 17 (16) /= ’1 ’
ELSE ( add temp 17 (16 DOWNTO 0) ) ;
add cas t 36 <= product 18 re ;
add cas t 37 <= product 19 re ;
add temp 18 <= r e s i z e ( add cast 36 , 18) + r e s i z e ( add cast 37 , 18) ;
sumvector1 re (9 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 18 (17) =
’0 ’ AND add temp 18 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 18 (17) = ’1 ’ AND
add temp 18 (16) /= ’1 ’
ELSE ( add temp 18 (16 DOWNTO 0) ) ;
add cas t 38 <= product 18 im ;
add cas t 39 <= product 19 im ;
add temp 19 <= r e s i z e ( add cast 38 , 18) + r e s i z e ( add cast 39 , 18) ;
sumvector1 im (9) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 19 (17) =
’0 ’ AND add temp 19 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 19 (17) = ’1 ’ AND
add temp 19 (16) /= ’1 ’
ELSE ( add temp 19 (16 DOWNTO 0) ) ;
sumvector1 re (10) <= product 20 re ;
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sumvector1 im (10) <= product 20 im ;
s u m d e l a y p i p e l i n e p r o c e s s 1 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 1 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine1 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 1 r e (0 TO 10) <= sumvector1 re (0 TO 10) ;
sumde lay p ipe l ine1 im (0 TO 10) <= sumvector1 im (0 TO 10) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 1 ;
add cas t 40 <= s u m d e l a y p i p e l i n e 1 r e (0 ) ;
add cas t 41 <= s u m d e l a y p i p e l i n e 1 r e (1 ) ;
add temp 20 <= r e s i z e ( add cast 40 , 18) + r e s i z e ( add cast 41 , 18) ;
sumvector2 re (0 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 20 (17) =
’0 ’ AND add temp 20 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 20 (17) = ’1 ’ AND
add temp 20 (16) /= ’1 ’
ELSE ( add temp 20 (16 DOWNTO 0) ) ;
add cas t 42 <= sumde lay p ipe l ine1 im (0) ;
add cas t 43 <= sumde lay p ipe l ine1 im (1) ;
add temp 21 <= r e s i z e ( add cast 42 , 18) + r e s i z e ( add cast 43 , 18) ;
sumvector2 im (0) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 21 (17) =
’0 ’ AND add temp 21 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 21 (17) = ’1 ’ AND
add temp 21 (16) /= ’1 ’
ELSE ( add temp 21 (16 DOWNTO 0) ) ;
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add cas t 44 <= s u m d e l a y p i p e l i n e 1 r e (2 ) ;
add cas t 45 <= s u m d e l a y p i p e l i n e 1 r e (3 ) ;
add temp 22 <= r e s i z e ( add cast 44 , 18) + r e s i z e ( add cast 45 , 18) ;
sumvector2 re (1 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 22 (17) =
’0 ’ AND add temp 22 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 22 (17) = ’1 ’ AND
add temp 22 (16) /= ’1 ’
ELSE ( add temp 22 (16 DOWNTO 0) ) ;
add cas t 46 <= sumde lay p ipe l ine1 im (2) ;
add cas t 47 <= sumde lay p ipe l ine1 im (3) ;
add temp 23 <= r e s i z e ( add cast 46 , 18) + r e s i z e ( add cast 47 , 18) ;
sumvector2 im (1) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 23 (17) =
’0 ’ AND add temp 23 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 23 (17) = ’1 ’ AND
add temp 23 (16) /= ’1 ’
ELSE ( add temp 23 (16 DOWNTO 0) ) ;
add cas t 48 <= s u m d e l a y p i p e l i n e 1 r e (4 ) ;
add cas t 49 <= s u m d e l a y p i p e l i n e 1 r e (5 ) ;
add temp 24 <= r e s i z e ( add cast 48 , 18) + r e s i z e ( add cast 49 , 18) ;
sumvector2 re (2 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 24 (17) =
’0 ’ AND add temp 24 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 24 (17) = ’1 ’ AND
add temp 24 (16) /= ’1 ’
ELSE ( add temp 24 (16 DOWNTO 0) ) ;
add cas t 50 <= sumde lay p ipe l ine1 im (4) ;
add cas t 51 <= sumde lay p ipe l ine1 im (5) ;
add temp 25 <= r e s i z e ( add cast 50 , 18) + r e s i z e ( add cast 51 , 18) ;
sumvector2 im (2) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 25 (17) =
’0 ’ AND add temp 25 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 25 (17) = ’1 ’ AND
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add temp 25 (16) /= ’1 ’
ELSE ( add temp 25 (16 DOWNTO 0) ) ;
add cas t 52 <= s u m d e l a y p i p e l i n e 1 r e (6 ) ;
add cas t 53 <= s u m d e l a y p i p e l i n e 1 r e (7 ) ;
add temp 26 <= r e s i z e ( add cast 52 , 18) + r e s i z e ( add cast 53 , 18) ;
sumvector2 re (3 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 26 (17) =
’0 ’ AND add temp 26 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 26 (17) = ’1 ’ AND
add temp 26 (16) /= ’1 ’
ELSE ( add temp 26 (16 DOWNTO 0) ) ;
add cas t 54 <= sumde lay p ipe l ine1 im (6) ;
add cas t 55 <= sumde lay p ipe l ine1 im (7) ;
add temp 27 <= r e s i z e ( add cast 54 , 18) + r e s i z e ( add cast 55 , 18) ;
sumvector2 im (3) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 27 (17) =
’0 ’ AND add temp 27 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 27 (17) = ’1 ’ AND
add temp 27 (16) /= ’1 ’
ELSE ( add temp 27 (16 DOWNTO 0) ) ;
add cas t 56 <= s u m d e l a y p i p e l i n e 1 r e (8 ) ;
add cas t 57 <= s u m d e l a y p i p e l i n e 1 r e (9 ) ;
add temp 28 <= r e s i z e ( add cast 56 , 18) + r e s i z e ( add cast 57 , 18) ;
sumvector2 re (4 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 28 (17) =
’0 ’ AND add temp 28 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 28 (17) = ’1 ’ AND
add temp 28 (16) /= ’1 ’
ELSE ( add temp 28 (16 DOWNTO 0) ) ;
add cas t 58 <= sumde lay p ipe l ine1 im (8) ;
add cas t 59 <= sumde lay p ipe l ine1 im (9) ;
add temp 29 <= r e s i z e ( add cast 58 , 18) + r e s i z e ( add cast 59 , 18) ;
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sumvector2 im (4) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 29 (17) =
’0 ’ AND add temp 29 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 29 (17) = ’1 ’ AND
add temp 29 (16) /= ’1 ’
ELSE ( add temp 29 (16 DOWNTO 0) ) ;
sumvector2 re (5 ) <= s u m d e l a y p i p e l i n e 1 r e (10) ;
sumvector2 im (5) <= sumde lay p ipe l ine1 im (10) ;
s u m d e l a y p i p e l i n e p r o c e s s 2 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 2 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine2 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 2 r e (0 TO 5) <= sumvector2 re (0 TO 5) ;
sumde lay p ipe l ine2 im (0 TO 5) <= sumvector2 im (0 TO 5) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 2 ;
add cas t 60 <= s u m d e l a y p i p e l i n e 2 r e (0 ) ;
add cas t 61 <= s u m d e l a y p i p e l i n e 2 r e (1 ) ;
add temp 30 <= r e s i z e ( add cast 60 , 18) + r e s i z e ( add cast 61 , 18) ;
sumvector3 re (0 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 30 (17) =
’0 ’ AND add temp 30 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 30 (17) = ’1 ’ AND
add temp 30 (16) /= ’1 ’
ELSE ( add temp 30 (16 DOWNTO 0) ) ;
add cas t 62 <= sumde lay p ipe l ine2 im (0) ;
add cas t 63 <= sumde lay p ipe l ine2 im (1) ;
172
add temp 31 <= r e s i z e ( add cast 62 , 18) + r e s i z e ( add cast 63 , 18) ;
sumvector3 im (0) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 31 (17) =
’0 ’ AND add temp 31 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 31 (17) = ’1 ’ AND
add temp 31 (16) /= ’1 ’
ELSE ( add temp 31 (16 DOWNTO 0) ) ;
add cas t 64 <= s u m d e l a y p i p e l i n e 2 r e (2 ) ;
add cas t 65 <= s u m d e l a y p i p e l i n e 2 r e (3 ) ;
add temp 32 <= r e s i z e ( add cast 64 , 18) + r e s i z e ( add cast 65 , 18) ;
sumvector3 re (1 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 32 (17) =
’0 ’ AND add temp 32 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 32 (17) = ’1 ’ AND
add temp 32 (16) /= ’1 ’
ELSE ( add temp 32 (16 DOWNTO 0) ) ;
add cas t 66 <= sumde lay p ipe l ine2 im (2) ;
add cas t 67 <= sumde lay p ipe l ine2 im (3) ;
add temp 33 <= r e s i z e ( add cast 66 , 18) + r e s i z e ( add cast 67 , 18) ;
sumvector3 im (1) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 33 (17) =
’0 ’ AND add temp 33 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 33 (17) = ’1 ’ AND
add temp 33 (16) /= ’1 ’
ELSE ( add temp 33 (16 DOWNTO 0) ) ;
add cas t 68 <= s u m d e l a y p i p e l i n e 2 r e (4 ) ;
add cas t 69 <= s u m d e l a y p i p e l i n e 2 r e (5 ) ;
add temp 34 <= r e s i z e ( add cast 68 , 18) + r e s i z e ( add cast 69 , 18) ;
sumvector3 re (2 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 34 (17) =
’0 ’ AND add temp 34 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 34 (17) = ’1 ’ AND
add temp 34 (16) /= ’1 ’
ELSE ( add temp 34 (16 DOWNTO 0) ) ;
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add cas t 70 <= sumde lay p ipe l ine2 im (4) ;
add cas t 71 <= sumde lay p ipe l ine2 im (5) ;
add temp 35 <= r e s i z e ( add cast 70 , 18) + r e s i z e ( add cast 71 , 18) ;
sumvector3 im (2) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 35 (17) =
’0 ’ AND add temp 35 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 35 (17) = ’1 ’ AND
add temp 35 (16) /= ’1 ’
ELSE ( add temp 35 (16 DOWNTO 0) ) ;
s u m d e l a y p i p e l i n e p r o c e s s 3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 3 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine3 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 3 r e (0 TO 2) <= sumvector3 re (0 TO 2) ;
sumde lay p ipe l ine3 im (0 TO 2) <= sumvector3 im (0 TO 2) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 3 ;
add cas t 72 <= s u m d e l a y p i p e l i n e 3 r e (0 ) ;
add cas t 73 <= s u m d e l a y p i p e l i n e 3 r e (1 ) ;
add temp 36 <= r e s i z e ( add cast 72 , 18) + r e s i z e ( add cast 73 , 18) ;
sumvector4 re (0 ) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 36 (17) =
’0 ’ AND add temp 36 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 36 (17) = ’1 ’ AND
add temp 36 (16) /= ’1 ’
ELSE ( add temp 36 (16 DOWNTO 0) ) ;
add cas t 74 <= sumde lay p ipe l ine3 im (0) ;
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add cas t 75 <= sumde lay p ipe l ine3 im (1) ;
add temp 37 <= r e s i z e ( add cast 74 , 18) + r e s i z e ( add cast 75 , 18) ;
sumvector4 im (0) <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 37 (17) =
’0 ’ AND add temp 37 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 37 (17) = ’1 ’ AND
add temp 37 (16) /= ’1 ’
ELSE ( add temp 37 (16 DOWNTO 0) ) ;
sumvector4 re (1 ) <= s u m d e l a y p i p e l i n e 3 r e (2 ) ;
sumvector4 im (1) <= sumde lay p ipe l ine3 im (2) ;
s u m d e l a y p i p e l i n e p r o c e s s 4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 4 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine4 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 4 r e (0 TO 1) <= sumvector4 re (0 TO 1) ;
sumde lay p ipe l ine4 im (0 TO 1) <= sumvector4 im (0 TO 1) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 4 ;
add cas t 76 <= s u m d e l a y p i p e l i n e 4 r e (0 ) ;
add cas t 77 <= s u m d e l a y p i p e l i n e 4 r e (1 ) ;
add temp 38 <= r e s i z e ( add cast 76 , 18) + r e s i z e ( add cast 77 , 18) ;
sum5 re <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 38 (17) = ’0 ’ AND
add temp 38 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 38 (17) = ’1 ’ AND
add temp 38 (16) /= ’1 ’
ELSE ( add temp 38 (16 DOWNTO 0) ) ;
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add cas t 78 <= sumde lay p ipe l ine4 im (0) ;
add cas t 79 <= sumde lay p ipe l ine4 im (1) ;
add temp 39 <= r e s i z e ( add cast 78 , 18) + r e s i z e ( add cast 79 , 18) ;
sum5 im <= (16 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 39 (17) = ’0 ’ AND
add temp 39 (16) /= ’0 ’
ELSE (16 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 39 (17) = ’1 ’ AND
add temp 39 (16) /= ’1 ’
ELSE ( add temp 39 (16 DOWNTO 0) ) ;
ou tput typeconve r t r e <= (15 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN sum5 re (16) =
’0 ’ AND sum5 re (15) /= ’0 ’
ELSE (15 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN sum5 re (16) = ’1 ’ AND sum5 re
(15) /= ’1 ’
ELSE ( sum5 re (15 DOWNTO 0) ) ;
output typeconvert im <= (15 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN sum5 im (16) =
’0 ’ AND sum5 im (15) /= ’0 ’
ELSE (15 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN sum5 im (16) = ’1 ’ AND sum5 im
(15) /= ’1 ’
ELSE ( sum5 im (15 DOWNTO 0) ) ;
DataHoldReg i s te r proces s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
r e g o u t r e <= (OTHERS => ’ 0 ’ ) ;
regout im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
r e g o u t r e <= output typeconve r t r e ;
regout im <= output typeconvert im ;
END IF ;
END IF ;
END PROCESS DataHoldReg i s te r proces s ;
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muxout re <= output typeconve r t r e WHEN ( enb 1 1 1 = ’1 ’ ) ELSE
r e g o u t r e ;
muxout im <= output typeconvert im WHEN ( enb 1 1 1 = ’1 ’ ) ELSE
regout im ;
−− Assignment Statements
F I R I n t e r p o l a t i o n o u t r e <= s t d l o g i c v e c t o r ( muxout re ) ;
F IR Inte rpo l a t i on out im <= s t d l o g i c v e c t o r ( muxout im ) ;
END r t l ;
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A.1.6 FIR Decimation Filter
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−
−− F i l e Name : FIR Decimation
−− Created : 2014−03−16 01 : 42 : 1 7







−− Module : FIR Decimation




−− HDL Implementation : Ful ly p a r a l l e l
−− M u l t i p l i e r s : 81
−− Folding Factor : 1
LIBRARY IEEE ;
USE IEEE . s t d l o g i c 1 1 6 4 . a l l ;
USE IEEE . numer ic std .ALL;
ENTITY FIR Decimation IS
PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
FIR Dec imat ion in re : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En15
FIR Decimation in im : IN s t d l o g i c v e c t o r (15
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DOWNTO 0) ; −− s f ix16 En15
FIR Decimat ion out re : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En14
FIR Decimation out im : OUT s t d l o g i c v e c t o r (15
DOWNTO 0) −− s f ix16 En14
) ;
END FIR Decimation ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Module Arch i t e c tu r e : FIR Decimation
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
ARCHITECTURE r t l OF FIR Decimation IS
−− Local Functions
−− Type D e f i n i t i o n s
TYPE i n p u t p i p e l i n e t y p e IS ARRAY (NATURAL range <>) OF s igned (15
DOWNTO 0) ; −− s f ix16 En15
TYPE sumde lay p ipe l i n e type IS ARRAY (NATURAL range <>) OF s igned (32
DOWNTO 0) ; −− s f ix33 En30
−− Constants
CONSTANT c o e f f p h a s e 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (17504 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 : s igned (15 DOWNTO 0) :=
180
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 2 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 4 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 4 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
−− S i g n a l s
SIGNAL r ing count : unsigned (3 DOWNTO 0) ; −−
u f i x4
SIGNAL phase 0 : s t d l o g i c ; −− boolean
SIGNAL phase 1 : s t d l o g i c ; −− boolean
SIGNAL phase 2 : s t d l o g i c ; −− boolean
SIGNAL phase 3 : s t d l o g i c ; −− boolean
SIGNAL i n p u t t y p e c o n v e r t r e : s i gned (15 DOWNTO 0) ; −−
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s f ix16 En15
SIGNAL i nput typeconver t im : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 0 r e : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 0 i m : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 1 r e : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 1 i m : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 2 r e : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 2 i m : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 3 r e : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 3 i m : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL produc t phase0 1 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 1 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 1 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 2 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 2 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 2 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
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SIGNAL mul temp 3 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 3 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 3 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 4 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 5 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 4 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 4 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 6 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 7 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 5 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 5 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 8 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 9 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 6 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 6 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 10 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 11 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30
SIGNAL produc t phase0 7 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 7 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 12 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 13 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 8 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 8 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 14 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 15 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase0 9 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 9 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 16 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 17 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 10 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 18 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 19 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
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SIGNAL product phase0 11 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 20 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 21 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 12 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 22 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 23 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 13 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 24 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 25 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 14 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 26 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 27 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 15 re : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL product phase0 15 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 28 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 29 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 16 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 30 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 31 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 17 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 32 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 33 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 18 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 34 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 35 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 19 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL product phase0 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 36 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 37 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 20 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 38 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 39 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase0 21 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase0 21 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 40 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 41 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 1 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 1 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 42 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 43 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 2 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 2 im : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL mul temp 44 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 45 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 3 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 3 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 46 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 47 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 4 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 4 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 48 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 49 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 5 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 5 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 50 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 51 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 6 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 6 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL mul temp 52 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 53 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 7 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 7 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 54 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 55 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 8 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 8 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 56 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 57 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase1 9 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 9 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 58 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 59 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 10 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 60 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30
SIGNAL mul temp 61 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 11 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 62 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 63 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 12 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 64 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 65 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 13 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 66 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 67 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 14 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 68 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
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SIGNAL mul temp 69 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 15 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 15 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 70 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 71 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 16 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 72 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 73 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 17 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 74 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 75 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 18 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 76 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 77 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30
SIGNAL product phase1 19 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 78 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 79 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase1 20 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase1 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 80 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 81 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 1 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 1 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 82 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 83 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 2 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 2 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 84 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 85 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
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SIGNAL produc t phase2 3 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 3 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 86 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 87 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 4 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 4 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 88 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 89 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 5 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 5 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 90 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 91 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 6 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 6 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 92 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 93 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 7 re : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL product phase2 7 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 94 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 95 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 8 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 8 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 96 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 97 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase2 9 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 9 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 98 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 99 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 10 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 100 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 101 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 11 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL product phase2 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 102 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 103 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 12 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 104 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 105 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 13 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 106 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 107 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 14 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 108 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 109 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 15 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 15 im : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL mul temp 110 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 111 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 16 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 112 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 113 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 17 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 114 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 115 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 18 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 116 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 117 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 19 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL mul temp 118 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 119 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase2 20 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase2 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 120 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 121 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 1 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 1 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 122 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 123 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 2 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 2 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 124 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 125 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 3 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 3 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 126 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30
SIGNAL mul temp 127 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 4 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 4 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 128 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 129 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 5 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 5 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 130 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 131 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 6 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 6 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 132 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 133 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 7 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 7 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 134 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
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SIGNAL mul temp 135 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 8 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 8 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 136 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 137 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL produc t phase3 9 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 9 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 138 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 139 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 10 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 140 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 141 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 11 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 142 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 143 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30
SIGNAL product phase3 12 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 144 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 145 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 13 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 146 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 147 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 14 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 148 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 149 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 15 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 15 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 150 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 151 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
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SIGNAL product phase3 16 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 152 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 153 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 17 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 154 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 155 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 18 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 156 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 157 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 19 re : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL product phase3 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 158 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 159 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL product phase3 20 re : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL product phase3 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL mul temp 160 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL mul temp 161 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 1 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 2 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 2 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 3 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 3 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 4 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 4 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 5 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 5 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 6 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 6 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 7 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL p ro du c t p ip e l i n e p ha s e 0 7 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 8 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 8 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 9 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 0 9 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 1 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 2 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 3 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 4 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 5 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 15 im : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 6 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 7 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 8 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 1 9 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 2 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 0 2 1 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e0 21 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 1 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 2 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 2 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL p r o d u c t p i p e l i n e p h a s e 1 3 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 3 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 4 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 4 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 5 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 5 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 6 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 6 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 7 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 7 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 8 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 8 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 9 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 1 9 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 1 r e : s i gned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 2 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 3 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 4 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 5 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 15 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 6 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 7 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 8 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 1 9 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL produc t p ip e l i n e pha s e1 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 1 2 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e1 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 1 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 2 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 2 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 3 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 3 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 4 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 4 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 5 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 5 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 6 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 6 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 7 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 7 i m : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 8 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 8 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 9 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 2 9 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 1 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 2 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 3 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 4 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 5 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 15 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 6 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 7 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 8 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 1 9 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 2 2 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e2 20 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 1 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 2 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 2 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 3 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 3 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 4 r e : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 4 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 5 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 5 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 6 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 6 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 7 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 7 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 8 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 8 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 9 r e : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p ro du c t p ip e l i n e p ha s e 3 9 i m : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 10 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 1 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 11 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 2 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL produc t p ip e l i n e pha s e3 12 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 3 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 13 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 4 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 14 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 5 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 15 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 6 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 16 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 7 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 17 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 8 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 18 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 1 9 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 19 im : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL p r o d u c t p i p e l i n e p h a s e 3 2 0 r e : s i gned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL produc t p ip e l i n e pha s e3 20 im : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL quant ized sum re : s i gned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL quantized sum im : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL sumvector1 re : sumde lay p ipe l i n e type (0 TO
40) ; −− s f ix33 En30
SIGNAL sumvector1 im : sumde lay p ipe l i n e type (0 TO
40) ; −− s f ix33 En30
SIGNAL add cast : s i gned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 1 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 2 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 3 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 1 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 4 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 5 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 2 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 6 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 7 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 3 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 8 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 9 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 4 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 10 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 11 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 5 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 12 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 13 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 6 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 14 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 15 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 7 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 16 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 17 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 8 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 18 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 19 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 9 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 20 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 21 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 10 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 22 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 23 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 11 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 24 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 25 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 12 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 26 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 27 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 13 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 28 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 29 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 14 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 30 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 31 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 15 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 32 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 33 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 16 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 34 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 35 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 17 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 36 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 37 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 18 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 38 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 39 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 19 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 40 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 41 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 20 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 42 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 43 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 21 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 44 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 45 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 22 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 46 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 47 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 23 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 48 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 49 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 24 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 50 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 51 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 25 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 52 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 53 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 26 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 54 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 55 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 27 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 56 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 57 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 28 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 58 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 59 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 29 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 60 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 61 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 30 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 62 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 63 : s igned (32 DOWNTO 0) ; −−
220
s f ix33 En30
SIGNAL add temp 31 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 64 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 65 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 32 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 66 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 67 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 33 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 68 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 69 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 34 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 70 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 71 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 35 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 72 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 73 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 36 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 74 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 75 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 37 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 76 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 77 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 38 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 78 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 79 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 39 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 80 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 81 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 40 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 82 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 83 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 41 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 84 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 85 : s igned (32 DOWNTO 0) ; −−
222
s f ix33 En30
SIGNAL add temp 42 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 86 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 87 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 43 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 88 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 89 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 44 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 90 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 91 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 45 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 92 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 93 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 46 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 94 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 95 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 47 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 96 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 97 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 48 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 98 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 99 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 49 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 100 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 101 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 50 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 102 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 103 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 51 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 104 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 105 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 52 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 106 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 107 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 53 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 108 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 109 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 54 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 110 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 111 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 55 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 112 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 113 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 56 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 114 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 115 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 57 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 116 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 117 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 58 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 118 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 119 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 59 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 120 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 121 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 60 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 122 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 123 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 61 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 124 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 125 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 62 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 126 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 127 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 63 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 128 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 129 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 64 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 130 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 131 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 65 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 132 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 133 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 66 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 134 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 135 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 67 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 136 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 137 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 68 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 138 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 139 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 69 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 140 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 141 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 70 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 142 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 143 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 71 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 144 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 145 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 72 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 146 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 147 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 73 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 148 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 149 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 74 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 150 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 151 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 75 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 152 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 153 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 76 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 154 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 155 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 77 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 156 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 157 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 78 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 158 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 159 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 79 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL s u m d e l a y p i p e l i n e 1 r e : sumde lay p ipe l i n e type (0 TO
40) ; −− s f ix33 En30
SIGNAL sumde lay p ipe l ine1 im : sumde lay p ipe l i n e type (0 TO
40) ; −− s f ix33 En30
SIGNAL sumvector2 re : sumde lay p ipe l i n e type (0 TO
20) ; −− s f ix33 En30
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SIGNAL sumvector2 im : sumde lay p ipe l i n e type (0 TO
20) ; −− s f ix33 En30
SIGNAL add cas t 160 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 161 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 80 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 162 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 163 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 81 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 164 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 165 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 82 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 166 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 167 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 83 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 168 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 169 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 84 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 170 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add cas t 171 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 85 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 172 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 173 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 86 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 174 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 175 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 87 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 176 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 177 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 88 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 178 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 179 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 89 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 180 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 181 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add temp 90 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 182 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 183 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 91 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 184 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 185 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 92 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 186 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 187 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 93 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 188 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 189 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 94 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 190 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 191 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 95 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 192 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add cas t 193 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 96 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 194 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 195 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 97 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 196 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 197 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 98 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 198 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 199 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 99 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 200 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 201 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 100 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 202 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 203 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add temp 101 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 204 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 205 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 102 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 206 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 207 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 103 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 208 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 209 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 104 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 210 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 211 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 105 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 212 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 213 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 106 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 214 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add cas t 215 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 107 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 216 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 217 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 108 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 218 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 219 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 109 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 220 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 221 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 110 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 222 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 223 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 111 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 224 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 225 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add temp 112 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 226 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 227 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 113 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 228 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 229 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 114 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 230 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 231 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 115 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 232 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 233 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 116 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 234 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 235 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 117 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 236 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add cas t 237 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 118 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 238 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 239 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 119 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL s u m d e l a y p i p e l i n e 2 r e : sumde lay p ipe l i n e type (0 TO
20) ; −− s f ix33 En30
SIGNAL sumde lay p ipe l ine2 im : sumde lay p ipe l i n e type (0 TO
20) ; −− s f ix33 En30
SIGNAL sumvector3 re : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix33 En30
SIGNAL sumvector3 im : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix33 En30
SIGNAL add cas t 240 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 241 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 120 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 242 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 243 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 121 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 244 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add cas t 245 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 122 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 246 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 247 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 123 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 248 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 249 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 124 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 250 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 251 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 125 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 252 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 253 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 126 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 254 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 255 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 127 : s igned (33 DOWNTO 0) ; −−
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s f ix34 En30
SIGNAL add cas t 256 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 257 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 128 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 258 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 259 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 129 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 260 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 261 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 130 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 262 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 263 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 131 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 264 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 265 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 132 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 266 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add cas t 267 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 133 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 268 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 269 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 134 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 270 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 271 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 135 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 272 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 273 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 136 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 274 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 275 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 137 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 276 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 277 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 138 : s igned (33 DOWNTO 0) ; −−
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s f ix34 En30
SIGNAL add cas t 278 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 279 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 139 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL s u m d e l a y p i p e l i n e 3 r e : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix33 En30
SIGNAL sumde lay p ipe l ine3 im : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix33 En30
SIGNAL sumvector4 re : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix33 En30
SIGNAL sumvector4 im : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix33 En30
SIGNAL add cas t 280 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 281 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 140 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 282 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 283 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 141 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 284 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 285 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 142 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add cas t 286 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 287 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 143 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 288 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 289 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 144 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 290 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 291 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 145 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 292 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 293 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 146 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 294 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 295 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 147 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 296 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 297 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 148 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 298 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 299 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 149 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL s u m d e l a y p i p e l i n e 4 r e : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix33 En30
SIGNAL sumde lay p ipe l ine4 im : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix33 En30
SIGNAL sumvector5 re : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix33 En30
SIGNAL sumvector5 im : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix33 En30
SIGNAL add cas t 300 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 301 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 150 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 302 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 303 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 151 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 304 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 305 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add temp 152 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 306 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 307 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 153 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 308 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 309 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 154 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 310 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 311 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 155 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL s u m d e l a y p i p e l i n e 5 r e : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix33 En30
SIGNAL sumde lay p ipe l ine5 im : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix33 En30
SIGNAL sumvector6 re : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix33 En30
SIGNAL sumvector6 im : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix33 En30
SIGNAL add cas t 312 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 313 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 156 : s igned (33 DOWNTO 0) ; −−
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s f ix34 En30
SIGNAL add cas t 314 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 315 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 157 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL s u m d e l a y p i p e l i n e 6 r e : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix33 En30
SIGNAL sumde lay p ipe l ine6 im : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix33 En30
SIGNAL sum7 re : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL sum7 im : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 316 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 317 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 158 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add cas t 318 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add cas t 319 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 159 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL output typeconve r t r e : s i gned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL output typeconvert im : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL r e g o u t r e : s i gned (15 DOWNTO 0) ; −−
s f ix16 En14
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SIGNAL regout im : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL muxout re : s i gned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL muxout im : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
BEGIN
−− Block Statements
ce output : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
r ing count <= to uns igned (1 , 4) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
r ing count <= r ing count (0 ) & r ing count (3 DOWNTO 1) ;
END IF ;
END IF ;
END PROCESS ce output ;
phase 0 <= r ing count (0 ) AND enb 1 1 1 ;
phase 1 <= r ing count (1 ) AND enb 1 1 1 ;
phase 2 <= r ing count (2 ) AND enb 1 1 1 ;
phase 3 <= r ing count (3 ) AND enb 1 1 1 ;
i n p u t t y p e c o n v e r t r e <= signed ( FIR Dec imat ion in re ) ;
input typeconver t im <= signed ( FIR Decimation in im ) ;
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De lay P ipe l i n e Phas e0 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 0 r e (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
i n p u t p i p e l i n e p h a s e 0 i m (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 0 r e (0 ) <= i n p u t t y p e c o n v e r t r e ;
i n p u t p i p e l i n e p h a s e 0 r e (1 TO 19) <= i n p u t p i p e l i n e p h a s e 0 r e (0
TO 18) ;
i n p u t p i p e l i n e p h a s e 0 i m (0) <= input typeconver t im ;




END PROCESS De lay P ipe l i n e Phas e0 proc e s s ;
De l ay P ipe l i n e Phas e1 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 1 r e (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
i n p u t p i p e l i n e p h a s e 1 i m (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 1 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 1 r e (0 ) <= i n p u t t y p e c o n v e r t r e ;
i n p u t p i p e l i n e p h a s e 1 r e (1 TO 19) <= i n p u t p i p e l i n e p h a s e 1 r e (0
TO 18) ;
i n p u t p i p e l i n e p h a s e 1 i m (0) <= input typeconver t im ;




END PROCESS De lay P ipe l i n e Phas e1 proc e s s ;
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De lay P ipe l i n e Phas e2 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 2 r e (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
i n p u t p i p e l i n e p h a s e 2 i m (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 2 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 2 r e (0 ) <= i n p u t t y p e c o n v e r t r e ;
i n p u t p i p e l i n e p h a s e 2 r e (1 TO 19) <= i n p u t p i p e l i n e p h a s e 2 r e (0
TO 18) ;
i n p u t p i p e l i n e p h a s e 2 i m (0) <= input typeconver t im ;




END PROCESS De lay P ipe l i n e Phas e2 proc e s s ;
De l ay P ipe l i n e Phas e3 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 3 r e (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
i n p u t p i p e l i n e p h a s e 3 i m (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 3 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 3 r e (0 ) <= i n p u t t y p e c o n v e r t r e ;
i n p u t p i p e l i n e p h a s e 3 r e (1 TO 19) <= i n p u t p i p e l i n e p h a s e 3 r e (0
TO 18) ;
i n p u t p i p e l i n e p h a s e 3 i m (0) <= input typeconver t im ;





END PROCESS De lay P ipe l i n e Phas e3 proc e s s ;
mul temp <= i n p u t t y p e c o n v e r t r e ∗ c o e f f p h a s e 1 1 ;
p roduc t phase0 1 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp (31) =
’0 ’ AND mul temp (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp (31) = ’1 ’ AND
mul temp (30) /= ’1 ’
ELSE ( mul temp (30 DOWNTO 0) ) ;
mul temp 1 <= input typeconver t im ∗ c o e f f p h a s e 1 1 ;
product phase0 1 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 1 (31)
= ’0 ’ AND mul temp 1 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 1 (31) = ’1 ’ AND
mul temp 1 (30) /= ’1 ’
ELSE ( mul temp 1 (30 DOWNTO 0) ) ;
mul temp 2 <= i n p u t p i p e l i n e p h a s e 0 r e (0 ) ∗ c o e f f p h a s e 1 2 ;
p roduc t phase0 2 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 2 (31)
= ’0 ’ AND mul temp 2 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 2 (31) = ’1 ’ AND
mul temp 2 (30) /= ’1 ’
ELSE ( mul temp 2 (30 DOWNTO 0) ) ;
mul temp 3 <= i n p u t p i p e l i n e p h a s e 0 i m (0) ∗ c o e f f p h a s e 1 2 ;
product phase0 2 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 3 (31)
= ’0 ’ AND mul temp 3 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 3 (31) = ’1 ’ AND
mul temp 3 (30) /= ’1 ’
ELSE ( mul temp 3 (30 DOWNTO 0) ) ;
mul temp 4 <= i n p u t p i p e l i n e p h a s e 0 r e (1 ) ∗ c o e f f p h a s e 1 3 ;
p roduc t phase0 3 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 4 (31)
= ’0 ’ AND mul temp 4 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 4 (31) = ’1 ’ AND
mul temp 4 (30) /= ’1 ’
ELSE ( mul temp 4 (30 DOWNTO 0) ) ;
mul temp 5 <= i n p u t p i p e l i n e p h a s e 0 i m (1) ∗ c o e f f p h a s e 1 3 ;
product phase0 3 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 5 (31)
= ’0 ’ AND mul temp 5 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 5 (31) = ’1 ’ AND
mul temp 5 (30) /= ’1 ’
ELSE ( mul temp 5 (30 DOWNTO 0) ) ;
mul temp 6 <= i n p u t p i p e l i n e p h a s e 0 r e (2 ) ∗ c o e f f p h a s e 1 4 ;
p roduc t phase0 4 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 6 (31)
= ’0 ’ AND mul temp 6 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 6 (31) = ’1 ’ AND
mul temp 6 (30) /= ’1 ’
ELSE ( mul temp 6 (30 DOWNTO 0) ) ;
mul temp 7 <= i n p u t p i p e l i n e p h a s e 0 i m (2) ∗ c o e f f p h a s e 1 4 ;
product phase0 4 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 7 (31)
= ’0 ’ AND mul temp 7 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 7 (31) = ’1 ’ AND
mul temp 7 (30) /= ’1 ’
ELSE ( mul temp 7 (30 DOWNTO 0) ) ;
mul temp 8 <= i n p u t p i p e l i n e p h a s e 0 r e (3 ) ∗ c o e f f p h a s e 1 5 ;
p roduc t phase0 5 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 8 (31)
= ’0 ’ AND mul temp 8 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 8 (31) = ’1 ’ AND
mul temp 8 (30) /= ’1 ’
ELSE ( mul temp 8 (30 DOWNTO 0) ) ;
mul temp 9 <= i n p u t p i p e l i n e p h a s e 0 i m (3) ∗ c o e f f p h a s e 1 5 ;
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product phase0 5 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 9 (31)
= ’0 ’ AND mul temp 9 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 9 (31) = ’1 ’ AND
mul temp 9 (30) /= ’1 ’
ELSE ( mul temp 9 (30 DOWNTO 0) ) ;
mul temp 10 <= i n p u t p i p e l i n e p h a s e 0 r e (4 ) ∗ c o e f f p h a s e 1 6 ;
p roduc t phase0 6 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 10 (31)
= ’0 ’ AND mul temp 10 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 10 (31) = ’1 ’ AND
mul temp 10 (30) /= ’1 ’
ELSE ( mul temp 10 (30 DOWNTO 0) ) ;
mul temp 11 <= i n p u t p i p e l i n e p h a s e 0 i m (4) ∗ c o e f f p h a s e 1 6 ;
product phase0 6 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 11 (31)
= ’0 ’ AND mul temp 11 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 11 (31) = ’1 ’ AND
mul temp 11 (30) /= ’1 ’
ELSE ( mul temp 11 (30 DOWNTO 0) ) ;
mul temp 12 <= i n p u t p i p e l i n e p h a s e 0 r e (5 ) ∗ c o e f f p h a s e 1 7 ;
p roduc t phase0 7 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 12 (31)
= ’0 ’ AND mul temp 12 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 12 (31) = ’1 ’ AND
mul temp 12 (30) /= ’1 ’
ELSE ( mul temp 12 (30 DOWNTO 0) ) ;
mul temp 13 <= i n p u t p i p e l i n e p h a s e 0 i m (5) ∗ c o e f f p h a s e 1 7 ;
product phase0 7 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 13 (31)
= ’0 ’ AND mul temp 13 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 13 (31) = ’1 ’ AND
mul temp 13 (30) /= ’1 ’
ELSE ( mul temp 13 (30 DOWNTO 0) ) ;
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mul temp 14 <= i n p u t p i p e l i n e p h a s e 0 r e (6 ) ∗ c o e f f p h a s e 1 8 ;
p roduc t phase0 8 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 14 (31)
= ’0 ’ AND mul temp 14 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 14 (31) = ’1 ’ AND
mul temp 14 (30) /= ’1 ’
ELSE ( mul temp 14 (30 DOWNTO 0) ) ;
mul temp 15 <= i n p u t p i p e l i n e p h a s e 0 i m (6) ∗ c o e f f p h a s e 1 8 ;
product phase0 8 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 15 (31)
= ’0 ’ AND mul temp 15 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 15 (31) = ’1 ’ AND
mul temp 15 (30) /= ’1 ’
ELSE ( mul temp 15 (30 DOWNTO 0) ) ;
mul temp 16 <= i n p u t p i p e l i n e p h a s e 0 r e (7 ) ∗ c o e f f p h a s e 1 9 ;
p roduc t phase0 9 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 16 (31)
= ’0 ’ AND mul temp 16 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 16 (31) = ’1 ’ AND
mul temp 16 (30) /= ’1 ’
ELSE ( mul temp 16 (30 DOWNTO 0) ) ;
mul temp 17 <= i n p u t p i p e l i n e p h a s e 0 i m (7) ∗ c o e f f p h a s e 1 9 ;
product phase0 9 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 17 (31)
= ’0 ’ AND mul temp 17 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 17 (31) = ’1 ’ AND
mul temp 17 (30) /= ’1 ’
ELSE ( mul temp 17 (30 DOWNTO 0) ) ;
mul temp 18 <= i n p u t p i p e l i n e p h a s e 0 r e (8 ) ∗ c o e f f p h a s e 1 1 0 ;
p roduct phase0 10 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 18
(31) = ’0 ’ AND mul temp 18 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 18 (31) = ’1 ’ AND
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mul temp 18 (30) /= ’1 ’
ELSE ( mul temp 18 (30 DOWNTO 0) ) ;
mul temp 19 <= i n p u t p i p e l i n e p h a s e 0 i m (8) ∗ c o e f f p h a s e 1 1 0 ;
product phase0 10 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 19
(31) = ’0 ’ AND mul temp 19 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 19 (31) = ’1 ’ AND
mul temp 19 (30) /= ’1 ’
ELSE ( mul temp 19 (30 DOWNTO 0) ) ;
mul temp 20 <= i n p u t p i p e l i n e p h a s e 0 r e (9 ) ∗ c o e f f p h a s e 1 1 1 ;
p roduct phase0 11 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 20
(31) = ’0 ’ AND mul temp 20 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 20 (31) = ’1 ’ AND
mul temp 20 (30) /= ’1 ’
ELSE ( mul temp 20 (30 DOWNTO 0) ) ;
mul temp 21 <= i n p u t p i p e l i n e p h a s e 0 i m (9) ∗ c o e f f p h a s e 1 1 1 ;
product phase0 11 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 21
(31) = ’0 ’ AND mul temp 21 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 21 (31) = ’1 ’ AND
mul temp 21 (30) /= ’1 ’
ELSE ( mul temp 21 (30 DOWNTO 0) ) ;
mul temp 22 <= i n p u t p i p e l i n e p h a s e 0 r e (10) ∗ c o e f f p h a s e 1 1 2 ;
p roduct phase0 12 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 22
(31) = ’0 ’ AND mul temp 22 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 22 (31) = ’1 ’ AND
mul temp 22 (30) /= ’1 ’
ELSE ( mul temp 22 (30 DOWNTO 0) ) ;
mul temp 23 <= i n p u t p i p e l i n e p h a s e 0 i m (10) ∗ c o e f f p h a s e 1 1 2 ;
product phase0 12 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 23
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(31) = ’0 ’ AND mul temp 23 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 23 (31) = ’1 ’ AND
mul temp 23 (30) /= ’1 ’
ELSE ( mul temp 23 (30 DOWNTO 0) ) ;
mul temp 24 <= i n p u t p i p e l i n e p h a s e 0 r e (11) ∗ c o e f f p h a s e 1 1 3 ;
p roduct phase0 13 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 24
(31) = ’0 ’ AND mul temp 24 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 24 (31) = ’1 ’ AND
mul temp 24 (30) /= ’1 ’
ELSE ( mul temp 24 (30 DOWNTO 0) ) ;
mul temp 25 <= i n p u t p i p e l i n e p h a s e 0 i m (11) ∗ c o e f f p h a s e 1 1 3 ;
product phase0 13 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 25
(31) = ’0 ’ AND mul temp 25 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 25 (31) = ’1 ’ AND
mul temp 25 (30) /= ’1 ’
ELSE ( mul temp 25 (30 DOWNTO 0) ) ;
mul temp 26 <= i n p u t p i p e l i n e p h a s e 0 r e (12) ∗ c o e f f p h a s e 1 1 4 ;
p roduct phase0 14 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 26
(31) = ’0 ’ AND mul temp 26 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 26 (31) = ’1 ’ AND
mul temp 26 (30) /= ’1 ’
ELSE ( mul temp 26 (30 DOWNTO 0) ) ;
mul temp 27 <= i n p u t p i p e l i n e p h a s e 0 i m (12) ∗ c o e f f p h a s e 1 1 4 ;
product phase0 14 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 27
(31) = ’0 ’ AND mul temp 27 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 27 (31) = ’1 ’ AND
mul temp 27 (30) /= ’1 ’
ELSE ( mul temp 27 (30 DOWNTO 0) ) ;
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mul temp 28 <= i n p u t p i p e l i n e p h a s e 0 r e (13) ∗ c o e f f p h a s e 1 1 5 ;
p roduct phase0 15 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 28
(31) = ’0 ’ AND mul temp 28 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 28 (31) = ’1 ’ AND
mul temp 28 (30) /= ’1 ’
ELSE ( mul temp 28 (30 DOWNTO 0) ) ;
mul temp 29 <= i n p u t p i p e l i n e p h a s e 0 i m (13) ∗ c o e f f p h a s e 1 1 5 ;
product phase0 15 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 29
(31) = ’0 ’ AND mul temp 29 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 29 (31) = ’1 ’ AND
mul temp 29 (30) /= ’1 ’
ELSE ( mul temp 29 (30 DOWNTO 0) ) ;
mul temp 30 <= i n p u t p i p e l i n e p h a s e 0 r e (14) ∗ c o e f f p h a s e 1 1 6 ;
p roduct phase0 16 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 30
(31) = ’0 ’ AND mul temp 30 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 30 (31) = ’1 ’ AND
mul temp 30 (30) /= ’1 ’
ELSE ( mul temp 30 (30 DOWNTO 0) ) ;
mul temp 31 <= i n p u t p i p e l i n e p h a s e 0 i m (14) ∗ c o e f f p h a s e 1 1 6 ;
product phase0 16 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 31
(31) = ’0 ’ AND mul temp 31 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 31 (31) = ’1 ’ AND
mul temp 31 (30) /= ’1 ’
ELSE ( mul temp 31 (30 DOWNTO 0) ) ;
mul temp 32 <= i n p u t p i p e l i n e p h a s e 0 r e (15) ∗ c o e f f p h a s e 1 1 7 ;
p roduct phase0 17 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 32
(31) = ’0 ’ AND mul temp 32 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 32 (31) = ’1 ’ AND
mul temp 32 (30) /= ’1 ’
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ELSE ( mul temp 32 (30 DOWNTO 0) ) ;
mul temp 33 <= i n p u t p i p e l i n e p h a s e 0 i m (15) ∗ c o e f f p h a s e 1 1 7 ;
product phase0 17 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 33
(31) = ’0 ’ AND mul temp 33 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 33 (31) = ’1 ’ AND
mul temp 33 (30) /= ’1 ’
ELSE ( mul temp 33 (30 DOWNTO 0) ) ;
mul temp 34 <= i n p u t p i p e l i n e p h a s e 0 r e (16) ∗ c o e f f p h a s e 1 1 8 ;
p roduct phase0 18 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 34
(31) = ’0 ’ AND mul temp 34 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 34 (31) = ’1 ’ AND
mul temp 34 (30) /= ’1 ’
ELSE ( mul temp 34 (30 DOWNTO 0) ) ;
mul temp 35 <= i n p u t p i p e l i n e p h a s e 0 i m (16) ∗ c o e f f p h a s e 1 1 8 ;
product phase0 18 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 35
(31) = ’0 ’ AND mul temp 35 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 35 (31) = ’1 ’ AND
mul temp 35 (30) /= ’1 ’
ELSE ( mul temp 35 (30 DOWNTO 0) ) ;
mul temp 36 <= i n p u t p i p e l i n e p h a s e 0 r e (17) ∗ c o e f f p h a s e 1 1 9 ;
p roduct phase0 19 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 36
(31) = ’0 ’ AND mul temp 36 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 36 (31) = ’1 ’ AND
mul temp 36 (30) /= ’1 ’
ELSE ( mul temp 36 (30 DOWNTO 0) ) ;
mul temp 37 <= i n p u t p i p e l i n e p h a s e 0 i m (17) ∗ c o e f f p h a s e 1 1 9 ;
product phase0 19 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 37
(31) = ’0 ’ AND mul temp 37 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 37 (31) = ’1 ’ AND
mul temp 37 (30) /= ’1 ’
ELSE ( mul temp 37 (30 DOWNTO 0) ) ;
mul temp 38 <= i n p u t p i p e l i n e p h a s e 0 r e (18) ∗ c o e f f p h a s e 1 2 0 ;
p roduct phase0 20 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 38
(31) = ’0 ’ AND mul temp 38 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 38 (31) = ’1 ’ AND
mul temp 38 (30) /= ’1 ’
ELSE ( mul temp 38 (30 DOWNTO 0) ) ;
mul temp 39 <= i n p u t p i p e l i n e p h a s e 0 i m (18) ∗ c o e f f p h a s e 1 2 0 ;
product phase0 20 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 39
(31) = ’0 ’ AND mul temp 39 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 39 (31) = ’1 ’ AND
mul temp 39 (30) /= ’1 ’
ELSE ( mul temp 39 (30 DOWNTO 0) ) ;
mul temp 40 <= i n p u t p i p e l i n e p h a s e 0 r e (19) ∗ c o e f f p h a s e 1 2 1 ;
p roduct phase0 21 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 40
(31) = ’0 ’ AND mul temp 40 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 40 (31) = ’1 ’ AND
mul temp 40 (30) /= ’1 ’
ELSE ( mul temp 40 (30 DOWNTO 0) ) ;
mul temp 41 <= i n p u t p i p e l i n e p h a s e 0 i m (19) ∗ c o e f f p h a s e 1 2 1 ;
product phase0 21 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 41
(31) = ’0 ’ AND mul temp 41 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 41 (31) = ’1 ’ AND
mul temp 41 (30) /= ’1 ’
ELSE ( mul temp 41 (30 DOWNTO 0) ) ;
mul temp 42 <= i n p u t p i p e l i n e p h a s e 1 r e (0 ) ∗ c o e f f p h a s e 2 1 ;
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produc t phase1 1 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 42 (31)
= ’0 ’ AND mul temp 42 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 42 (31) = ’1 ’ AND
mul temp 42 (30) /= ’1 ’
ELSE ( mul temp 42 (30 DOWNTO 0) ) ;
mul temp 43 <= i n p u t p i p e l i n e p h a s e 1 i m (0) ∗ c o e f f p h a s e 2 1 ;
product phase1 1 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 43 (31)
= ’0 ’ AND mul temp 43 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 43 (31) = ’1 ’ AND
mul temp 43 (30) /= ’1 ’
ELSE ( mul temp 43 (30 DOWNTO 0) ) ;
mul temp 44 <= i n p u t p i p e l i n e p h a s e 1 r e (1 ) ∗ c o e f f p h a s e 2 2 ;
p roduc t phase1 2 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 44 (31)
= ’0 ’ AND mul temp 44 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 44 (31) = ’1 ’ AND
mul temp 44 (30) /= ’1 ’
ELSE ( mul temp 44 (30 DOWNTO 0) ) ;
mul temp 45 <= i n p u t p i p e l i n e p h a s e 1 i m (1) ∗ c o e f f p h a s e 2 2 ;
product phase1 2 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 45 (31)
= ’0 ’ AND mul temp 45 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 45 (31) = ’1 ’ AND
mul temp 45 (30) /= ’1 ’
ELSE ( mul temp 45 (30 DOWNTO 0) ) ;
mul temp 46 <= i n p u t p i p e l i n e p h a s e 1 r e (2 ) ∗ c o e f f p h a s e 2 3 ;
p roduc t phase1 3 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 46 (31)
= ’0 ’ AND mul temp 46 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 46 (31) = ’1 ’ AND
mul temp 46 (30) /= ’1 ’
ELSE ( mul temp 46 (30 DOWNTO 0) ) ;
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mul temp 47 <= i n p u t p i p e l i n e p h a s e 1 i m (2) ∗ c o e f f p h a s e 2 3 ;
product phase1 3 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 47 (31)
= ’0 ’ AND mul temp 47 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 47 (31) = ’1 ’ AND
mul temp 47 (30) /= ’1 ’
ELSE ( mul temp 47 (30 DOWNTO 0) ) ;
mul temp 48 <= i n p u t p i p e l i n e p h a s e 1 r e (3 ) ∗ c o e f f p h a s e 2 4 ;
p roduc t phase1 4 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 48 (31)
= ’0 ’ AND mul temp 48 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 48 (31) = ’1 ’ AND
mul temp 48 (30) /= ’1 ’
ELSE ( mul temp 48 (30 DOWNTO 0) ) ;
mul temp 49 <= i n p u t p i p e l i n e p h a s e 1 i m (3) ∗ c o e f f p h a s e 2 4 ;
product phase1 4 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 49 (31)
= ’0 ’ AND mul temp 49 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 49 (31) = ’1 ’ AND
mul temp 49 (30) /= ’1 ’
ELSE ( mul temp 49 (30 DOWNTO 0) ) ;
mul temp 50 <= i n p u t p i p e l i n e p h a s e 1 r e (4 ) ∗ c o e f f p h a s e 2 5 ;
p roduc t phase1 5 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 50 (31)
= ’0 ’ AND mul temp 50 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 50 (31) = ’1 ’ AND
mul temp 50 (30) /= ’1 ’
ELSE ( mul temp 50 (30 DOWNTO 0) ) ;
mul temp 51 <= i n p u t p i p e l i n e p h a s e 1 i m (4) ∗ c o e f f p h a s e 2 5 ;
product phase1 5 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 51 (31)
= ’0 ’ AND mul temp 51 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 51 (31) = ’1 ’ AND
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mul temp 51 (30) /= ’1 ’
ELSE ( mul temp 51 (30 DOWNTO 0) ) ;
mul temp 52 <= i n p u t p i p e l i n e p h a s e 1 r e (5 ) ∗ c o e f f p h a s e 2 6 ;
p roduc t phase1 6 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 52 (31)
= ’0 ’ AND mul temp 52 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 52 (31) = ’1 ’ AND
mul temp 52 (30) /= ’1 ’
ELSE ( mul temp 52 (30 DOWNTO 0) ) ;
mul temp 53 <= i n p u t p i p e l i n e p h a s e 1 i m (5) ∗ c o e f f p h a s e 2 6 ;
product phase1 6 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 53 (31)
= ’0 ’ AND mul temp 53 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 53 (31) = ’1 ’ AND
mul temp 53 (30) /= ’1 ’
ELSE ( mul temp 53 (30 DOWNTO 0) ) ;
mul temp 54 <= i n p u t p i p e l i n e p h a s e 1 r e (6 ) ∗ c o e f f p h a s e 2 7 ;
p roduc t phase1 7 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 54 (31)
= ’0 ’ AND mul temp 54 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 54 (31) = ’1 ’ AND
mul temp 54 (30) /= ’1 ’
ELSE ( mul temp 54 (30 DOWNTO 0) ) ;
mul temp 55 <= i n p u t p i p e l i n e p h a s e 1 i m (6) ∗ c o e f f p h a s e 2 7 ;
product phase1 7 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 55 (31)
= ’0 ’ AND mul temp 55 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 55 (31) = ’1 ’ AND
mul temp 55 (30) /= ’1 ’
ELSE ( mul temp 55 (30 DOWNTO 0) ) ;
mul temp 56 <= i n p u t p i p e l i n e p h a s e 1 r e (7 ) ∗ c o e f f p h a s e 2 8 ;
p roduc t phase1 8 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 56 (31)
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= ’0 ’ AND mul temp 56 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 56 (31) = ’1 ’ AND
mul temp 56 (30) /= ’1 ’
ELSE ( mul temp 56 (30 DOWNTO 0) ) ;
mul temp 57 <= i n p u t p i p e l i n e p h a s e 1 i m (7) ∗ c o e f f p h a s e 2 8 ;
product phase1 8 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 57 (31)
= ’0 ’ AND mul temp 57 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 57 (31) = ’1 ’ AND
mul temp 57 (30) /= ’1 ’
ELSE ( mul temp 57 (30 DOWNTO 0) ) ;
mul temp 58 <= i n p u t p i p e l i n e p h a s e 1 r e (8 ) ∗ c o e f f p h a s e 2 9 ;
p roduc t phase1 9 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 58 (31)
= ’0 ’ AND mul temp 58 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 58 (31) = ’1 ’ AND
mul temp 58 (30) /= ’1 ’
ELSE ( mul temp 58 (30 DOWNTO 0) ) ;
mul temp 59 <= i n p u t p i p e l i n e p h a s e 1 i m (8) ∗ c o e f f p h a s e 2 9 ;
product phase1 9 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 59 (31)
= ’0 ’ AND mul temp 59 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 59 (31) = ’1 ’ AND
mul temp 59 (30) /= ’1 ’
ELSE ( mul temp 59 (30 DOWNTO 0) ) ;
mul temp 60 <= i n p u t p i p e l i n e p h a s e 1 r e (9 ) ∗ c o e f f p h a s e 2 1 0 ;
p roduct phase1 10 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 60
(31) = ’0 ’ AND mul temp 60 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 60 (31) = ’1 ’ AND
mul temp 60 (30) /= ’1 ’
ELSE ( mul temp 60 (30 DOWNTO 0) ) ;
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mul temp 61 <= i n p u t p i p e l i n e p h a s e 1 i m (9) ∗ c o e f f p h a s e 2 1 0 ;
product phase1 10 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 61
(31) = ’0 ’ AND mul temp 61 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 61 (31) = ’1 ’ AND
mul temp 61 (30) /= ’1 ’
ELSE ( mul temp 61 (30 DOWNTO 0) ) ;
mul temp 62 <= i n p u t p i p e l i n e p h a s e 1 r e (10) ∗ c o e f f p h a s e 2 1 1 ;
p roduct phase1 11 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 62
(31) = ’0 ’ AND mul temp 62 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 62 (31) = ’1 ’ AND
mul temp 62 (30) /= ’1 ’
ELSE ( mul temp 62 (30 DOWNTO 0) ) ;
mul temp 63 <= i n p u t p i p e l i n e p h a s e 1 i m (10) ∗ c o e f f p h a s e 2 1 1 ;
product phase1 11 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 63
(31) = ’0 ’ AND mul temp 63 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 63 (31) = ’1 ’ AND
mul temp 63 (30) /= ’1 ’
ELSE ( mul temp 63 (30 DOWNTO 0) ) ;
mul temp 64 <= i n p u t p i p e l i n e p h a s e 1 r e (11) ∗ c o e f f p h a s e 2 1 2 ;
p roduct phase1 12 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 64
(31) = ’0 ’ AND mul temp 64 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 64 (31) = ’1 ’ AND
mul temp 64 (30) /= ’1 ’
ELSE ( mul temp 64 (30 DOWNTO 0) ) ;
mul temp 65 <= i n p u t p i p e l i n e p h a s e 1 i m (11) ∗ c o e f f p h a s e 2 1 2 ;
product phase1 12 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 65
(31) = ’0 ’ AND mul temp 65 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 65 (31) = ’1 ’ AND
mul temp 65 (30) /= ’1 ’
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ELSE ( mul temp 65 (30 DOWNTO 0) ) ;
mul temp 66 <= i n p u t p i p e l i n e p h a s e 1 r e (12) ∗ c o e f f p h a s e 2 1 3 ;
p roduct phase1 13 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 66
(31) = ’0 ’ AND mul temp 66 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 66 (31) = ’1 ’ AND
mul temp 66 (30) /= ’1 ’
ELSE ( mul temp 66 (30 DOWNTO 0) ) ;
mul temp 67 <= i n p u t p i p e l i n e p h a s e 1 i m (12) ∗ c o e f f p h a s e 2 1 3 ;
product phase1 13 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 67
(31) = ’0 ’ AND mul temp 67 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 67 (31) = ’1 ’ AND
mul temp 67 (30) /= ’1 ’
ELSE ( mul temp 67 (30 DOWNTO 0) ) ;
mul temp 68 <= i n p u t p i p e l i n e p h a s e 1 r e (13) ∗ c o e f f p h a s e 2 1 4 ;
p roduct phase1 14 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 68
(31) = ’0 ’ AND mul temp 68 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 68 (31) = ’1 ’ AND
mul temp 68 (30) /= ’1 ’
ELSE ( mul temp 68 (30 DOWNTO 0) ) ;
mul temp 69 <= i n p u t p i p e l i n e p h a s e 1 i m (13) ∗ c o e f f p h a s e 2 1 4 ;
product phase1 14 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 69
(31) = ’0 ’ AND mul temp 69 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 69 (31) = ’1 ’ AND
mul temp 69 (30) /= ’1 ’
ELSE ( mul temp 69 (30 DOWNTO 0) ) ;
mul temp 70 <= i n p u t p i p e l i n e p h a s e 1 r e (14) ∗ c o e f f p h a s e 2 1 5 ;
p roduct phase1 15 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 70
(31) = ’0 ’ AND mul temp 70 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 70 (31) = ’1 ’ AND
mul temp 70 (30) /= ’1 ’
ELSE ( mul temp 70 (30 DOWNTO 0) ) ;
mul temp 71 <= i n p u t p i p e l i n e p h a s e 1 i m (14) ∗ c o e f f p h a s e 2 1 5 ;
product phase1 15 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 71
(31) = ’0 ’ AND mul temp 71 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 71 (31) = ’1 ’ AND
mul temp 71 (30) /= ’1 ’
ELSE ( mul temp 71 (30 DOWNTO 0) ) ;
mul temp 72 <= i n p u t p i p e l i n e p h a s e 1 r e (15) ∗ c o e f f p h a s e 2 1 6 ;
p roduct phase1 16 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 72
(31) = ’0 ’ AND mul temp 72 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 72 (31) = ’1 ’ AND
mul temp 72 (30) /= ’1 ’
ELSE ( mul temp 72 (30 DOWNTO 0) ) ;
mul temp 73 <= i n p u t p i p e l i n e p h a s e 1 i m (15) ∗ c o e f f p h a s e 2 1 6 ;
product phase1 16 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 73
(31) = ’0 ’ AND mul temp 73 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 73 (31) = ’1 ’ AND
mul temp 73 (30) /= ’1 ’
ELSE ( mul temp 73 (30 DOWNTO 0) ) ;
mul temp 74 <= i n p u t p i p e l i n e p h a s e 1 r e (16) ∗ c o e f f p h a s e 2 1 7 ;
p roduct phase1 17 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 74
(31) = ’0 ’ AND mul temp 74 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 74 (31) = ’1 ’ AND
mul temp 74 (30) /= ’1 ’
ELSE ( mul temp 74 (30 DOWNTO 0) ) ;
mul temp 75 <= i n p u t p i p e l i n e p h a s e 1 i m (16) ∗ c o e f f p h a s e 2 1 7 ;
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product phase1 17 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 75
(31) = ’0 ’ AND mul temp 75 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 75 (31) = ’1 ’ AND
mul temp 75 (30) /= ’1 ’
ELSE ( mul temp 75 (30 DOWNTO 0) ) ;
mul temp 76 <= i n p u t p i p e l i n e p h a s e 1 r e (17) ∗ c o e f f p h a s e 2 1 8 ;
p roduct phase1 18 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 76
(31) = ’0 ’ AND mul temp 76 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 76 (31) = ’1 ’ AND
mul temp 76 (30) /= ’1 ’
ELSE ( mul temp 76 (30 DOWNTO 0) ) ;
mul temp 77 <= i n p u t p i p e l i n e p h a s e 1 i m (17) ∗ c o e f f p h a s e 2 1 8 ;
product phase1 18 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 77
(31) = ’0 ’ AND mul temp 77 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 77 (31) = ’1 ’ AND
mul temp 77 (30) /= ’1 ’
ELSE ( mul temp 77 (30 DOWNTO 0) ) ;
mul temp 78 <= i n p u t p i p e l i n e p h a s e 1 r e (18) ∗ c o e f f p h a s e 2 1 9 ;
p roduct phase1 19 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 78
(31) = ’0 ’ AND mul temp 78 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 78 (31) = ’1 ’ AND
mul temp 78 (30) /= ’1 ’
ELSE ( mul temp 78 (30 DOWNTO 0) ) ;
mul temp 79 <= i n p u t p i p e l i n e p h a s e 1 i m (18) ∗ c o e f f p h a s e 2 1 9 ;
product phase1 19 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 79
(31) = ’0 ’ AND mul temp 79 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 79 (31) = ’1 ’ AND
mul temp 79 (30) /= ’1 ’
ELSE ( mul temp 79 (30 DOWNTO 0) ) ;
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mul temp 80 <= i n p u t p i p e l i n e p h a s e 1 r e (19) ∗ c o e f f p h a s e 2 2 0 ;
p roduct phase1 20 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 80
(31) = ’0 ’ AND mul temp 80 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 80 (31) = ’1 ’ AND
mul temp 80 (30) /= ’1 ’
ELSE ( mul temp 80 (30 DOWNTO 0) ) ;
mul temp 81 <= i n p u t p i p e l i n e p h a s e 1 i m (19) ∗ c o e f f p h a s e 2 2 0 ;
product phase1 20 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 81
(31) = ’0 ’ AND mul temp 81 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 81 (31) = ’1 ’ AND
mul temp 81 (30) /= ’1 ’
ELSE ( mul temp 81 (30 DOWNTO 0) ) ;
mul temp 82 <= i n p u t p i p e l i n e p h a s e 2 r e (0 ) ∗ c o e f f p h a s e 3 1 ;
p roduc t phase2 1 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 82 (31)
= ’0 ’ AND mul temp 82 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 82 (31) = ’1 ’ AND
mul temp 82 (30) /= ’1 ’
ELSE ( mul temp 82 (30 DOWNTO 0) ) ;
mul temp 83 <= i n p u t p i p e l i n e p h a s e 2 i m (0) ∗ c o e f f p h a s e 3 1 ;
product phase2 1 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 83 (31)
= ’0 ’ AND mul temp 83 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 83 (31) = ’1 ’ AND
mul temp 83 (30) /= ’1 ’
ELSE ( mul temp 83 (30 DOWNTO 0) ) ;
mul temp 84 <= i n p u t p i p e l i n e p h a s e 2 r e (1 ) ∗ c o e f f p h a s e 3 2 ;
p roduc t phase2 2 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 84 (31)
= ’0 ’ AND mul temp 84 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 84 (31) = ’1 ’ AND
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mul temp 84 (30) /= ’1 ’
ELSE ( mul temp 84 (30 DOWNTO 0) ) ;
mul temp 85 <= i n p u t p i p e l i n e p h a s e 2 i m (1) ∗ c o e f f p h a s e 3 2 ;
product phase2 2 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 85 (31)
= ’0 ’ AND mul temp 85 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 85 (31) = ’1 ’ AND
mul temp 85 (30) /= ’1 ’
ELSE ( mul temp 85 (30 DOWNTO 0) ) ;
mul temp 86 <= i n p u t p i p e l i n e p h a s e 2 r e (2 ) ∗ c o e f f p h a s e 3 3 ;
p roduc t phase2 3 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 86 (31)
= ’0 ’ AND mul temp 86 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 86 (31) = ’1 ’ AND
mul temp 86 (30) /= ’1 ’
ELSE ( mul temp 86 (30 DOWNTO 0) ) ;
mul temp 87 <= i n p u t p i p e l i n e p h a s e 2 i m (2) ∗ c o e f f p h a s e 3 3 ;
product phase2 3 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 87 (31)
= ’0 ’ AND mul temp 87 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 87 (31) = ’1 ’ AND
mul temp 87 (30) /= ’1 ’
ELSE ( mul temp 87 (30 DOWNTO 0) ) ;
mul temp 88 <= i n p u t p i p e l i n e p h a s e 2 r e (3 ) ∗ c o e f f p h a s e 3 4 ;
p roduc t phase2 4 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 88 (31)
= ’0 ’ AND mul temp 88 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 88 (31) = ’1 ’ AND
mul temp 88 (30) /= ’1 ’
ELSE ( mul temp 88 (30 DOWNTO 0) ) ;
mul temp 89 <= i n p u t p i p e l i n e p h a s e 2 i m (3) ∗ c o e f f p h a s e 3 4 ;
product phase2 4 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 89 (31)
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= ’0 ’ AND mul temp 89 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 89 (31) = ’1 ’ AND
mul temp 89 (30) /= ’1 ’
ELSE ( mul temp 89 (30 DOWNTO 0) ) ;
mul temp 90 <= i n p u t p i p e l i n e p h a s e 2 r e (4 ) ∗ c o e f f p h a s e 3 5 ;
p roduc t phase2 5 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 90 (31)
= ’0 ’ AND mul temp 90 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 90 (31) = ’1 ’ AND
mul temp 90 (30) /= ’1 ’
ELSE ( mul temp 90 (30 DOWNTO 0) ) ;
mul temp 91 <= i n p u t p i p e l i n e p h a s e 2 i m (4) ∗ c o e f f p h a s e 3 5 ;
product phase2 5 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 91 (31)
= ’0 ’ AND mul temp 91 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 91 (31) = ’1 ’ AND
mul temp 91 (30) /= ’1 ’
ELSE ( mul temp 91 (30 DOWNTO 0) ) ;
mul temp 92 <= i n p u t p i p e l i n e p h a s e 2 r e (5 ) ∗ c o e f f p h a s e 3 6 ;
p roduc t phase2 6 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 92 (31)
= ’0 ’ AND mul temp 92 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 92 (31) = ’1 ’ AND
mul temp 92 (30) /= ’1 ’
ELSE ( mul temp 92 (30 DOWNTO 0) ) ;
mul temp 93 <= i n p u t p i p e l i n e p h a s e 2 i m (5) ∗ c o e f f p h a s e 3 6 ;
product phase2 6 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 93 (31)
= ’0 ’ AND mul temp 93 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 93 (31) = ’1 ’ AND
mul temp 93 (30) /= ’1 ’
ELSE ( mul temp 93 (30 DOWNTO 0) ) ;
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mul temp 94 <= i n p u t p i p e l i n e p h a s e 2 r e (6 ) ∗ c o e f f p h a s e 3 7 ;
p roduc t phase2 7 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 94 (31)
= ’0 ’ AND mul temp 94 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 94 (31) = ’1 ’ AND
mul temp 94 (30) /= ’1 ’
ELSE ( mul temp 94 (30 DOWNTO 0) ) ;
mul temp 95 <= i n p u t p i p e l i n e p h a s e 2 i m (6) ∗ c o e f f p h a s e 3 7 ;
product phase2 7 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 95 (31)
= ’0 ’ AND mul temp 95 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 95 (31) = ’1 ’ AND
mul temp 95 (30) /= ’1 ’
ELSE ( mul temp 95 (30 DOWNTO 0) ) ;
mul temp 96 <= i n p u t p i p e l i n e p h a s e 2 r e (7 ) ∗ c o e f f p h a s e 3 8 ;
p roduc t phase2 8 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 96 (31)
= ’0 ’ AND mul temp 96 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 96 (31) = ’1 ’ AND
mul temp 96 (30) /= ’1 ’
ELSE ( mul temp 96 (30 DOWNTO 0) ) ;
mul temp 97 <= i n p u t p i p e l i n e p h a s e 2 i m (7) ∗ c o e f f p h a s e 3 8 ;
product phase2 8 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 97 (31)
= ’0 ’ AND mul temp 97 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 97 (31) = ’1 ’ AND
mul temp 97 (30) /= ’1 ’
ELSE ( mul temp 97 (30 DOWNTO 0) ) ;
mul temp 98 <= i n p u t p i p e l i n e p h a s e 2 r e (8 ) ∗ c o e f f p h a s e 3 9 ;
p roduc t phase2 9 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 98 (31)
= ’0 ’ AND mul temp 98 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 98 (31) = ’1 ’ AND
mul temp 98 (30) /= ’1 ’
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ELSE ( mul temp 98 (30 DOWNTO 0) ) ;
mul temp 99 <= i n p u t p i p e l i n e p h a s e 2 i m (8) ∗ c o e f f p h a s e 3 9 ;
product phase2 9 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 99 (31)
= ’0 ’ AND mul temp 99 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 99 (31) = ’1 ’ AND
mul temp 99 (30) /= ’1 ’
ELSE ( mul temp 99 (30 DOWNTO 0) ) ;
mul temp 100 <= i n p u t p i p e l i n e p h a s e 2 r e (9 ) ∗ c o e f f p h a s e 3 1 0 ;
p roduct phase2 10 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 100
(31) = ’0 ’ AND mul temp 100 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 100 (31) = ’1 ’ AND
mul temp 100 (30) /= ’1 ’
ELSE ( mul temp 100 (30 DOWNTO 0) ) ;
mul temp 101 <= i n p u t p i p e l i n e p h a s e 2 i m (9) ∗ c o e f f p h a s e 3 1 0 ;
product phase2 10 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 101
(31) = ’0 ’ AND mul temp 101 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 101 (31) = ’1 ’ AND
mul temp 101 (30) /= ’1 ’
ELSE ( mul temp 101 (30 DOWNTO 0) ) ;
mul temp 102 <= i n p u t p i p e l i n e p h a s e 2 r e (10) ∗ c o e f f p h a s e 3 1 1 ;
p roduct phase2 11 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 102
(31) = ’0 ’ AND mul temp 102 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 102 (31) = ’1 ’ AND
mul temp 102 (30) /= ’1 ’
ELSE ( mul temp 102 (30 DOWNTO 0) ) ;
mul temp 103 <= i n p u t p i p e l i n e p h a s e 2 i m (10) ∗ c o e f f p h a s e 3 1 1 ;
product phase2 11 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 103
(31) = ’0 ’ AND mul temp 103 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 103 (31) = ’1 ’ AND
mul temp 103 (30) /= ’1 ’
ELSE ( mul temp 103 (30 DOWNTO 0) ) ;
mul temp 104 <= i n p u t p i p e l i n e p h a s e 2 r e (11) ∗ c o e f f p h a s e 3 1 2 ;
p roduct phase2 12 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 104
(31) = ’0 ’ AND mul temp 104 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 104 (31) = ’1 ’ AND
mul temp 104 (30) /= ’1 ’
ELSE ( mul temp 104 (30 DOWNTO 0) ) ;
mul temp 105 <= i n p u t p i p e l i n e p h a s e 2 i m (11) ∗ c o e f f p h a s e 3 1 2 ;
product phase2 12 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 105
(31) = ’0 ’ AND mul temp 105 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 105 (31) = ’1 ’ AND
mul temp 105 (30) /= ’1 ’
ELSE ( mul temp 105 (30 DOWNTO 0) ) ;
mul temp 106 <= i n p u t p i p e l i n e p h a s e 2 r e (12) ∗ c o e f f p h a s e 3 1 3 ;
p roduct phase2 13 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 106
(31) = ’0 ’ AND mul temp 106 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 106 (31) = ’1 ’ AND
mul temp 106 (30) /= ’1 ’
ELSE ( mul temp 106 (30 DOWNTO 0) ) ;
mul temp 107 <= i n p u t p i p e l i n e p h a s e 2 i m (12) ∗ c o e f f p h a s e 3 1 3 ;
product phase2 13 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 107
(31) = ’0 ’ AND mul temp 107 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 107 (31) = ’1 ’ AND
mul temp 107 (30) /= ’1 ’
ELSE ( mul temp 107 (30 DOWNTO 0) ) ;
mul temp 108 <= i n p u t p i p e l i n e p h a s e 2 r e (13) ∗ c o e f f p h a s e 3 1 4 ;
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product phase2 14 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 108
(31) = ’0 ’ AND mul temp 108 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 108 (31) = ’1 ’ AND
mul temp 108 (30) /= ’1 ’
ELSE ( mul temp 108 (30 DOWNTO 0) ) ;
mul temp 109 <= i n p u t p i p e l i n e p h a s e 2 i m (13) ∗ c o e f f p h a s e 3 1 4 ;
product phase2 14 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 109
(31) = ’0 ’ AND mul temp 109 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 109 (31) = ’1 ’ AND
mul temp 109 (30) /= ’1 ’
ELSE ( mul temp 109 (30 DOWNTO 0) ) ;
mul temp 110 <= i n p u t p i p e l i n e p h a s e 2 r e (14) ∗ c o e f f p h a s e 3 1 5 ;
p roduct phase2 15 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 110
(31) = ’0 ’ AND mul temp 110 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 110 (31) = ’1 ’ AND
mul temp 110 (30) /= ’1 ’
ELSE ( mul temp 110 (30 DOWNTO 0) ) ;
mul temp 111 <= i n p u t p i p e l i n e p h a s e 2 i m (14) ∗ c o e f f p h a s e 3 1 5 ;
product phase2 15 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 111
(31) = ’0 ’ AND mul temp 111 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 111 (31) = ’1 ’ AND
mul temp 111 (30) /= ’1 ’
ELSE ( mul temp 111 (30 DOWNTO 0) ) ;
mul temp 112 <= i n p u t p i p e l i n e p h a s e 2 r e (15) ∗ c o e f f p h a s e 3 1 6 ;
p roduct phase2 16 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 112
(31) = ’0 ’ AND mul temp 112 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 112 (31) = ’1 ’ AND
mul temp 112 (30) /= ’1 ’
ELSE ( mul temp 112 (30 DOWNTO 0) ) ;
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mul temp 113 <= i n p u t p i p e l i n e p h a s e 2 i m (15) ∗ c o e f f p h a s e 3 1 6 ;
product phase2 16 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 113
(31) = ’0 ’ AND mul temp 113 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 113 (31) = ’1 ’ AND
mul temp 113 (30) /= ’1 ’
ELSE ( mul temp 113 (30 DOWNTO 0) ) ;
mul temp 114 <= i n p u t p i p e l i n e p h a s e 2 r e (16) ∗ c o e f f p h a s e 3 1 7 ;
p roduct phase2 17 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 114
(31) = ’0 ’ AND mul temp 114 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 114 (31) = ’1 ’ AND
mul temp 114 (30) /= ’1 ’
ELSE ( mul temp 114 (30 DOWNTO 0) ) ;
mul temp 115 <= i n p u t p i p e l i n e p h a s e 2 i m (16) ∗ c o e f f p h a s e 3 1 7 ;
product phase2 17 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 115
(31) = ’0 ’ AND mul temp 115 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 115 (31) = ’1 ’ AND
mul temp 115 (30) /= ’1 ’
ELSE ( mul temp 115 (30 DOWNTO 0) ) ;
mul temp 116 <= i n p u t p i p e l i n e p h a s e 2 r e (17) ∗ c o e f f p h a s e 3 1 8 ;
p roduct phase2 18 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 116
(31) = ’0 ’ AND mul temp 116 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 116 (31) = ’1 ’ AND
mul temp 116 (30) /= ’1 ’
ELSE ( mul temp 116 (30 DOWNTO 0) ) ;
mul temp 117 <= i n p u t p i p e l i n e p h a s e 2 i m (17) ∗ c o e f f p h a s e 3 1 8 ;
product phase2 18 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 117
(31) = ’0 ’ AND mul temp 117 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 117 (31) = ’1 ’ AND
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mul temp 117 (30) /= ’1 ’
ELSE ( mul temp 117 (30 DOWNTO 0) ) ;
mul temp 118 <= i n p u t p i p e l i n e p h a s e 2 r e (18) ∗ c o e f f p h a s e 3 1 9 ;
p roduct phase2 19 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 118
(31) = ’0 ’ AND mul temp 118 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 118 (31) = ’1 ’ AND
mul temp 118 (30) /= ’1 ’
ELSE ( mul temp 118 (30 DOWNTO 0) ) ;
mul temp 119 <= i n p u t p i p e l i n e p h a s e 2 i m (18) ∗ c o e f f p h a s e 3 1 9 ;
product phase2 19 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 119
(31) = ’0 ’ AND mul temp 119 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 119 (31) = ’1 ’ AND
mul temp 119 (30) /= ’1 ’
ELSE ( mul temp 119 (30 DOWNTO 0) ) ;
mul temp 120 <= i n p u t p i p e l i n e p h a s e 2 r e (19) ∗ c o e f f p h a s e 3 2 0 ;
p roduct phase2 20 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 120
(31) = ’0 ’ AND mul temp 120 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 120 (31) = ’1 ’ AND
mul temp 120 (30) /= ’1 ’
ELSE ( mul temp 120 (30 DOWNTO 0) ) ;
mul temp 121 <= i n p u t p i p e l i n e p h a s e 2 i m (19) ∗ c o e f f p h a s e 3 2 0 ;
product phase2 20 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 121
(31) = ’0 ’ AND mul temp 121 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 121 (31) = ’1 ’ AND
mul temp 121 (30) /= ’1 ’
ELSE ( mul temp 121 (30 DOWNTO 0) ) ;
mul temp 122 <= i n p u t p i p e l i n e p h a s e 3 r e (0 ) ∗ c o e f f p h a s e 4 1 ;
p roduc t phase3 1 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 122
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(31) = ’0 ’ AND mul temp 122 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 122 (31) = ’1 ’ AND
mul temp 122 (30) /= ’1 ’
ELSE ( mul temp 122 (30 DOWNTO 0) ) ;
mul temp 123 <= i n p u t p i p e l i n e p h a s e 3 i m (0) ∗ c o e f f p h a s e 4 1 ;
product phase3 1 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 123
(31) = ’0 ’ AND mul temp 123 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 123 (31) = ’1 ’ AND
mul temp 123 (30) /= ’1 ’
ELSE ( mul temp 123 (30 DOWNTO 0) ) ;
mul temp 124 <= i n p u t p i p e l i n e p h a s e 3 r e (1 ) ∗ c o e f f p h a s e 4 2 ;
p roduc t phase3 2 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 124
(31) = ’0 ’ AND mul temp 124 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 124 (31) = ’1 ’ AND
mul temp 124 (30) /= ’1 ’
ELSE ( mul temp 124 (30 DOWNTO 0) ) ;
mul temp 125 <= i n p u t p i p e l i n e p h a s e 3 i m (1) ∗ c o e f f p h a s e 4 2 ;
product phase3 2 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 125
(31) = ’0 ’ AND mul temp 125 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 125 (31) = ’1 ’ AND
mul temp 125 (30) /= ’1 ’
ELSE ( mul temp 125 (30 DOWNTO 0) ) ;
mul temp 126 <= i n p u t p i p e l i n e p h a s e 3 r e (2 ) ∗ c o e f f p h a s e 4 3 ;
p roduc t phase3 3 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 126
(31) = ’0 ’ AND mul temp 126 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 126 (31) = ’1 ’ AND
mul temp 126 (30) /= ’1 ’
ELSE ( mul temp 126 (30 DOWNTO 0) ) ;
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mul temp 127 <= i n p u t p i p e l i n e p h a s e 3 i m (2) ∗ c o e f f p h a s e 4 3 ;
product phase3 3 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 127
(31) = ’0 ’ AND mul temp 127 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 127 (31) = ’1 ’ AND
mul temp 127 (30) /= ’1 ’
ELSE ( mul temp 127 (30 DOWNTO 0) ) ;
mul temp 128 <= i n p u t p i p e l i n e p h a s e 3 r e (3 ) ∗ c o e f f p h a s e 4 4 ;
p roduc t phase3 4 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 128
(31) = ’0 ’ AND mul temp 128 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 128 (31) = ’1 ’ AND
mul temp 128 (30) /= ’1 ’
ELSE ( mul temp 128 (30 DOWNTO 0) ) ;
mul temp 129 <= i n p u t p i p e l i n e p h a s e 3 i m (3) ∗ c o e f f p h a s e 4 4 ;
product phase3 4 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 129
(31) = ’0 ’ AND mul temp 129 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 129 (31) = ’1 ’ AND
mul temp 129 (30) /= ’1 ’
ELSE ( mul temp 129 (30 DOWNTO 0) ) ;
mul temp 130 <= i n p u t p i p e l i n e p h a s e 3 r e (4 ) ∗ c o e f f p h a s e 4 5 ;
p roduc t phase3 5 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 130
(31) = ’0 ’ AND mul temp 130 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 130 (31) = ’1 ’ AND
mul temp 130 (30) /= ’1 ’
ELSE ( mul temp 130 (30 DOWNTO 0) ) ;
mul temp 131 <= i n p u t p i p e l i n e p h a s e 3 i m (4) ∗ c o e f f p h a s e 4 5 ;
product phase3 5 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 131
(31) = ’0 ’ AND mul temp 131 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 131 (31) = ’1 ’ AND
mul temp 131 (30) /= ’1 ’
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ELSE ( mul temp 131 (30 DOWNTO 0) ) ;
mul temp 132 <= i n p u t p i p e l i n e p h a s e 3 r e (5 ) ∗ c o e f f p h a s e 4 6 ;
p roduc t phase3 6 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 132
(31) = ’0 ’ AND mul temp 132 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 132 (31) = ’1 ’ AND
mul temp 132 (30) /= ’1 ’
ELSE ( mul temp 132 (30 DOWNTO 0) ) ;
mul temp 133 <= i n p u t p i p e l i n e p h a s e 3 i m (5) ∗ c o e f f p h a s e 4 6 ;
product phase3 6 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 133
(31) = ’0 ’ AND mul temp 133 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 133 (31) = ’1 ’ AND
mul temp 133 (30) /= ’1 ’
ELSE ( mul temp 133 (30 DOWNTO 0) ) ;
mul temp 134 <= i n p u t p i p e l i n e p h a s e 3 r e (6 ) ∗ c o e f f p h a s e 4 7 ;
p roduc t phase3 7 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 134
(31) = ’0 ’ AND mul temp 134 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 134 (31) = ’1 ’ AND
mul temp 134 (30) /= ’1 ’
ELSE ( mul temp 134 (30 DOWNTO 0) ) ;
mul temp 135 <= i n p u t p i p e l i n e p h a s e 3 i m (6) ∗ c o e f f p h a s e 4 7 ;
product phase3 7 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 135
(31) = ’0 ’ AND mul temp 135 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 135 (31) = ’1 ’ AND
mul temp 135 (30) /= ’1 ’
ELSE ( mul temp 135 (30 DOWNTO 0) ) ;
mul temp 136 <= i n p u t p i p e l i n e p h a s e 3 r e (7 ) ∗ c o e f f p h a s e 4 8 ;
p roduc t phase3 8 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 136
(31) = ’0 ’ AND mul temp 136 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 136 (31) = ’1 ’ AND
mul temp 136 (30) /= ’1 ’
ELSE ( mul temp 136 (30 DOWNTO 0) ) ;
mul temp 137 <= i n p u t p i p e l i n e p h a s e 3 i m (7) ∗ c o e f f p h a s e 4 8 ;
product phase3 8 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 137
(31) = ’0 ’ AND mul temp 137 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 137 (31) = ’1 ’ AND
mul temp 137 (30) /= ’1 ’
ELSE ( mul temp 137 (30 DOWNTO 0) ) ;
mul temp 138 <= i n p u t p i p e l i n e p h a s e 3 r e (8 ) ∗ c o e f f p h a s e 4 9 ;
p roduc t phase3 9 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 138
(31) = ’0 ’ AND mul temp 138 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 138 (31) = ’1 ’ AND
mul temp 138 (30) /= ’1 ’
ELSE ( mul temp 138 (30 DOWNTO 0) ) ;
mul temp 139 <= i n p u t p i p e l i n e p h a s e 3 i m (8) ∗ c o e f f p h a s e 4 9 ;
product phase3 9 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 139
(31) = ’0 ’ AND mul temp 139 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 139 (31) = ’1 ’ AND
mul temp 139 (30) /= ’1 ’
ELSE ( mul temp 139 (30 DOWNTO 0) ) ;
mul temp 140 <= i n p u t p i p e l i n e p h a s e 3 r e (9 ) ∗ c o e f f p h a s e 4 1 0 ;
p roduct phase3 10 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 140
(31) = ’0 ’ AND mul temp 140 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 140 (31) = ’1 ’ AND
mul temp 140 (30) /= ’1 ’
ELSE ( mul temp 140 (30 DOWNTO 0) ) ;
mul temp 141 <= i n p u t p i p e l i n e p h a s e 3 i m (9) ∗ c o e f f p h a s e 4 1 0 ;
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product phase3 10 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 141
(31) = ’0 ’ AND mul temp 141 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 141 (31) = ’1 ’ AND
mul temp 141 (30) /= ’1 ’
ELSE ( mul temp 141 (30 DOWNTO 0) ) ;
mul temp 142 <= i n p u t p i p e l i n e p h a s e 3 r e (10) ∗ c o e f f p h a s e 4 1 1 ;
p roduct phase3 11 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 142
(31) = ’0 ’ AND mul temp 142 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 142 (31) = ’1 ’ AND
mul temp 142 (30) /= ’1 ’
ELSE ( mul temp 142 (30 DOWNTO 0) ) ;
mul temp 143 <= i n p u t p i p e l i n e p h a s e 3 i m (10) ∗ c o e f f p h a s e 4 1 1 ;
product phase3 11 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 143
(31) = ’0 ’ AND mul temp 143 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 143 (31) = ’1 ’ AND
mul temp 143 (30) /= ’1 ’
ELSE ( mul temp 143 (30 DOWNTO 0) ) ;
mul temp 144 <= i n p u t p i p e l i n e p h a s e 3 r e (11) ∗ c o e f f p h a s e 4 1 2 ;
p roduct phase3 12 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 144
(31) = ’0 ’ AND mul temp 144 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 144 (31) = ’1 ’ AND
mul temp 144 (30) /= ’1 ’
ELSE ( mul temp 144 (30 DOWNTO 0) ) ;
mul temp 145 <= i n p u t p i p e l i n e p h a s e 3 i m (11) ∗ c o e f f p h a s e 4 1 2 ;
product phase3 12 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 145
(31) = ’0 ’ AND mul temp 145 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 145 (31) = ’1 ’ AND
mul temp 145 (30) /= ’1 ’
ELSE ( mul temp 145 (30 DOWNTO 0) ) ;
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mul temp 146 <= i n p u t p i p e l i n e p h a s e 3 r e (12) ∗ c o e f f p h a s e 4 1 3 ;
p roduct phase3 13 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 146
(31) = ’0 ’ AND mul temp 146 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 146 (31) = ’1 ’ AND
mul temp 146 (30) /= ’1 ’
ELSE ( mul temp 146 (30 DOWNTO 0) ) ;
mul temp 147 <= i n p u t p i p e l i n e p h a s e 3 i m (12) ∗ c o e f f p h a s e 4 1 3 ;
product phase3 13 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 147
(31) = ’0 ’ AND mul temp 147 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 147 (31) = ’1 ’ AND
mul temp 147 (30) /= ’1 ’
ELSE ( mul temp 147 (30 DOWNTO 0) ) ;
mul temp 148 <= i n p u t p i p e l i n e p h a s e 3 r e (13) ∗ c o e f f p h a s e 4 1 4 ;
p roduct phase3 14 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 148
(31) = ’0 ’ AND mul temp 148 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 148 (31) = ’1 ’ AND
mul temp 148 (30) /= ’1 ’
ELSE ( mul temp 148 (30 DOWNTO 0) ) ;
mul temp 149 <= i n p u t p i p e l i n e p h a s e 3 i m (13) ∗ c o e f f p h a s e 4 1 4 ;
product phase3 14 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 149
(31) = ’0 ’ AND mul temp 149 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 149 (31) = ’1 ’ AND
mul temp 149 (30) /= ’1 ’
ELSE ( mul temp 149 (30 DOWNTO 0) ) ;
mul temp 150 <= i n p u t p i p e l i n e p h a s e 3 r e (14) ∗ c o e f f p h a s e 4 1 5 ;
p roduct phase3 15 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 150
(31) = ’0 ’ AND mul temp 150 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 150 (31) = ’1 ’ AND
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mul temp 150 (30) /= ’1 ’
ELSE ( mul temp 150 (30 DOWNTO 0) ) ;
mul temp 151 <= i n p u t p i p e l i n e p h a s e 3 i m (14) ∗ c o e f f p h a s e 4 1 5 ;
product phase3 15 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 151
(31) = ’0 ’ AND mul temp 151 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 151 (31) = ’1 ’ AND
mul temp 151 (30) /= ’1 ’
ELSE ( mul temp 151 (30 DOWNTO 0) ) ;
mul temp 152 <= i n p u t p i p e l i n e p h a s e 3 r e (15) ∗ c o e f f p h a s e 4 1 6 ;
p roduct phase3 16 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 152
(31) = ’0 ’ AND mul temp 152 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 152 (31) = ’1 ’ AND
mul temp 152 (30) /= ’1 ’
ELSE ( mul temp 152 (30 DOWNTO 0) ) ;
mul temp 153 <= i n p u t p i p e l i n e p h a s e 3 i m (15) ∗ c o e f f p h a s e 4 1 6 ;
product phase3 16 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 153
(31) = ’0 ’ AND mul temp 153 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 153 (31) = ’1 ’ AND
mul temp 153 (30) /= ’1 ’
ELSE ( mul temp 153 (30 DOWNTO 0) ) ;
mul temp 154 <= i n p u t p i p e l i n e p h a s e 3 r e (16) ∗ c o e f f p h a s e 4 1 7 ;
p roduct phase3 17 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 154
(31) = ’0 ’ AND mul temp 154 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 154 (31) = ’1 ’ AND
mul temp 154 (30) /= ’1 ’
ELSE ( mul temp 154 (30 DOWNTO 0) ) ;
mul temp 155 <= i n p u t p i p e l i n e p h a s e 3 i m (16) ∗ c o e f f p h a s e 4 1 7 ;
product phase3 17 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 155
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(31) = ’0 ’ AND mul temp 155 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 155 (31) = ’1 ’ AND
mul temp 155 (30) /= ’1 ’
ELSE ( mul temp 155 (30 DOWNTO 0) ) ;
mul temp 156 <= i n p u t p i p e l i n e p h a s e 3 r e (17) ∗ c o e f f p h a s e 4 1 8 ;
p roduct phase3 18 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 156
(31) = ’0 ’ AND mul temp 156 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 156 (31) = ’1 ’ AND
mul temp 156 (30) /= ’1 ’
ELSE ( mul temp 156 (30 DOWNTO 0) ) ;
mul temp 157 <= i n p u t p i p e l i n e p h a s e 3 i m (17) ∗ c o e f f p h a s e 4 1 8 ;
product phase3 18 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 157
(31) = ’0 ’ AND mul temp 157 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 157 (31) = ’1 ’ AND
mul temp 157 (30) /= ’1 ’
ELSE ( mul temp 157 (30 DOWNTO 0) ) ;
mul temp 158 <= i n p u t p i p e l i n e p h a s e 3 r e (18) ∗ c o e f f p h a s e 4 1 9 ;
p roduct phase3 19 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 158
(31) = ’0 ’ AND mul temp 158 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 158 (31) = ’1 ’ AND
mul temp 158 (30) /= ’1 ’
ELSE ( mul temp 158 (30 DOWNTO 0) ) ;
mul temp 159 <= i n p u t p i p e l i n e p h a s e 3 i m (18) ∗ c o e f f p h a s e 4 1 9 ;
product phase3 19 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 159
(31) = ’0 ’ AND mul temp 159 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 159 (31) = ’1 ’ AND
mul temp 159 (30) /= ’1 ’
ELSE ( mul temp 159 (30 DOWNTO 0) ) ;
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mul temp 160 <= i n p u t p i p e l i n e p h a s e 3 r e (19) ∗ c o e f f p h a s e 4 2 0 ;
p roduct phase3 20 re <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 160
(31) = ’0 ’ AND mul temp 160 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 160 (31) = ’1 ’ AND
mul temp 160 (30) /= ’1 ’
ELSE ( mul temp 160 (30 DOWNTO 0) ) ;
mul temp 161 <= i n p u t p i p e l i n e p h a s e 3 i m (19) ∗ c o e f f p h a s e 4 2 0 ;
product phase3 20 im <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul temp 161
(31) = ’0 ’ AND mul temp 161 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul temp 161 (31) = ’1 ’ AND
mul temp 161 (30) /= ’1 ’
ELSE ( mul temp 161 (30 DOWNTO 0) ) ;
p r o d u c t p i p e l i n e p r o c e s s 3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
p r o d u c t p i p e l i n e p h a s e 0 1 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 1 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 1 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 1 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 1 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 2 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 2 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 2 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 2 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 2 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 2 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 2 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 2 i m <= (OTHERS => ’ 0 ’ ) ;
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p r o d u c t p i p e l i n e p h a s e 0 3 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 3 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 3 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 3 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 3 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 3 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 3 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 3 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 4 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 4 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 4 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 4 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 4 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 4 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 4 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 4 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 5 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 5 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 5 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 5 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 5 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 5 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 5 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 5 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 6 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 6 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 6 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 6 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 6 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 6 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 6 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 6 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 7 r e <= (OTHERS => ’ 0 ’ ) ;
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p ro du c t p ip e l i n e p ha s e 0 7 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 7 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 7 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 7 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 7 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 7 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 7 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 8 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 8 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 8 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 8 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 8 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 8 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 8 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 8 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 9 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 0 9 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 9 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 1 9 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 9 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 2 9 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 9 r e <= (OTHERS => ’ 0 ’ ) ;
p r o du c t p ip e l i n e p ha s e 3 9 i m <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 10 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 10 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 10 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 10 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 1 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 11 im <= (OTHERS => ’ 0 ’ ) ;
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p r o d u c t p i p e l i n e p h a s e 1 1 1 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 11 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 1 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 11 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 1 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 11 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 2 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 12 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 2 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 12 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 2 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 12 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 2 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 12 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 3 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 13 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 3 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 13 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 3 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 13 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 3 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 13 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 4 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 14 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 4 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 14 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 4 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 14 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 4 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 14 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 5 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 15 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 5 r e <= (OTHERS => ’ 0 ’ ) ;
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produc t p ip e l i n e pha s e1 15 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 5 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 15 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 5 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 15 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 6 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 16 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 6 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 16 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 6 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 16 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 6 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 16 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 7 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 17 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 7 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 17 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 7 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 17 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 7 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 17 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 8 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 18 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 8 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 18 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 1 8 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 18 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 8 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 18 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 1 9 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 19 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 1 9 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 19 im <= (OTHERS => ’ 0 ’ ) ;
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p r o d u c t p i p e l i n e p h a s e 2 1 9 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 19 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 1 9 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 19 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 2 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 20 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 1 2 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e1 20 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 2 2 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e2 20 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 3 2 0 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e3 20 im <= (OTHERS => ’ 0 ’ ) ;
p r o d u c t p i p e l i n e p h a s e 0 2 1 r e <= (OTHERS => ’ 0 ’ ) ;
p roduc t p ip e l i n e pha s e0 21 im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
p r o d u c t p i p e l i n e p h a s e 0 1 r e <= product phase0 1 re ;
p r o du c t p ip e l i n e p ha s e 0 1 i m <= product phase0 1 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 r e <= product phase1 1 re ;
p r o du c t p ip e l i n e p ha s e 1 1 i m <= product phase1 1 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 r e <= product phase2 1 re ;
p r o du c t p ip e l i n e p ha s e 2 1 i m <= product phase2 1 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 r e <= product phase3 1 re ;
p r o du c t p ip e l i n e p ha s e 3 1 i m <= product phase3 1 im ;
p r o d u c t p i p e l i n e p h a s e 0 2 r e <= product phase0 2 re ;
p r o du c t p ip e l i n e p ha s e 0 2 i m <= product phase0 2 im ;
p r o d u c t p i p e l i n e p h a s e 1 2 r e <= product phase1 2 re ;
p r o du c t p ip e l i n e p ha s e 1 2 i m <= product phase1 2 im ;
p r o d u c t p i p e l i n e p h a s e 2 2 r e <= product phase2 2 re ;
p r o du c t p ip e l i n e p ha s e 2 2 i m <= product phase2 2 im ;
p r o d u c t p i p e l i n e p h a s e 3 2 r e <= product phase3 2 re ;
p r o du c t p ip e l i n e p ha s e 3 2 i m <= product phase3 2 im ;
p r o d u c t p i p e l i n e p h a s e 0 3 r e <= product phase0 3 re ;
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pr o du c t p ip e l i n e p ha s e 0 3 i m <= product phase0 3 im ;
p r o d u c t p i p e l i n e p h a s e 1 3 r e <= product phase1 3 re ;
p r o du c t p ip e l i n e p ha s e 1 3 i m <= product phase1 3 im ;
p r o d u c t p i p e l i n e p h a s e 2 3 r e <= product phase2 3 re ;
p r o du c t p ip e l i n e p ha s e 2 3 i m <= product phase2 3 im ;
p r o d u c t p i p e l i n e p h a s e 3 3 r e <= product phase3 3 re ;
p r o du c t p ip e l i n e p ha s e 3 3 i m <= product phase3 3 im ;
p r o d u c t p i p e l i n e p h a s e 0 4 r e <= product phase0 4 re ;
p r o du c t p ip e l i n e p ha s e 0 4 i m <= product phase0 4 im ;
p r o d u c t p i p e l i n e p h a s e 1 4 r e <= product phase1 4 re ;
p r o du c t p ip e l i n e p ha s e 1 4 i m <= product phase1 4 im ;
p r o d u c t p i p e l i n e p h a s e 2 4 r e <= product phase2 4 re ;
p r o du c t p ip e l i n e p ha s e 2 4 i m <= product phase2 4 im ;
p r o d u c t p i p e l i n e p h a s e 3 4 r e <= product phase3 4 re ;
p r o du c t p ip e l i n e p ha s e 3 4 i m <= product phase3 4 im ;
p r o d u c t p i p e l i n e p h a s e 0 5 r e <= product phase0 5 re ;
p r o du c t p ip e l i n e p ha s e 0 5 i m <= product phase0 5 im ;
p r o d u c t p i p e l i n e p h a s e 1 5 r e <= product phase1 5 re ;
p r o du c t p ip e l i n e p ha s e 1 5 i m <= product phase1 5 im ;
p r o d u c t p i p e l i n e p h a s e 2 5 r e <= product phase2 5 re ;
p r o du c t p ip e l i n e p ha s e 2 5 i m <= product phase2 5 im ;
p r o d u c t p i p e l i n e p h a s e 3 5 r e <= product phase3 5 re ;
p r o du c t p ip e l i n e p ha s e 3 5 i m <= product phase3 5 im ;
p r o d u c t p i p e l i n e p h a s e 0 6 r e <= product phase0 6 re ;
p r o du c t p ip e l i n e p ha s e 0 6 i m <= product phase0 6 im ;
p r o d u c t p i p e l i n e p h a s e 1 6 r e <= product phase1 6 re ;
p r o du c t p ip e l i n e p ha s e 1 6 i m <= product phase1 6 im ;
p r o d u c t p i p e l i n e p h a s e 2 6 r e <= product phase2 6 re ;
p r o du c t p ip e l i n e p ha s e 2 6 i m <= product phase2 6 im ;
p r o d u c t p i p e l i n e p h a s e 3 6 r e <= product phase3 6 re ;
p r o du c t p ip e l i n e p ha s e 3 6 i m <= product phase3 6 im ;
p r o d u c t p i p e l i n e p h a s e 0 7 r e <= product phase0 7 re ;
p r o du c t p ip e l i n e p ha s e 0 7 i m <= product phase0 7 im ;
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p r o d u c t p i p e l i n e p h a s e 1 7 r e <= product phase1 7 re ;
p r o du c t p ip e l i n e p ha s e 1 7 i m <= product phase1 7 im ;
p r o d u c t p i p e l i n e p h a s e 2 7 r e <= product phase2 7 re ;
p r o du c t p ip e l i n e p ha s e 2 7 i m <= product phase2 7 im ;
p r o d u c t p i p e l i n e p h a s e 3 7 r e <= product phase3 7 re ;
p r o du c t p ip e l i n e p ha s e 3 7 i m <= product phase3 7 im ;
p r o d u c t p i p e l i n e p h a s e 0 8 r e <= product phase0 8 re ;
p r o du c t p ip e l i n e p ha s e 0 8 i m <= product phase0 8 im ;
p r o d u c t p i p e l i n e p h a s e 1 8 r e <= product phase1 8 re ;
p r o du c t p ip e l i n e p ha s e 1 8 i m <= product phase1 8 im ;
p r o d u c t p i p e l i n e p h a s e 2 8 r e <= product phase2 8 re ;
p r o du c t p ip e l i n e p ha s e 2 8 i m <= product phase2 8 im ;
p r o d u c t p i p e l i n e p h a s e 3 8 r e <= product phase3 8 re ;
p r o du c t p ip e l i n e p ha s e 3 8 i m <= product phase3 8 im ;
p r o d u c t p i p e l i n e p h a s e 0 9 r e <= product phase0 9 re ;
p r o du c t p ip e l i n e p ha s e 0 9 i m <= product phase0 9 im ;
p r o d u c t p i p e l i n e p h a s e 1 9 r e <= product phase1 9 re ;
p r o du c t p ip e l i n e p ha s e 1 9 i m <= product phase1 9 im ;
p r o d u c t p i p e l i n e p h a s e 2 9 r e <= product phase2 9 re ;
p r o du c t p ip e l i n e p ha s e 2 9 i m <= product phase2 9 im ;
p r o d u c t p i p e l i n e p h a s e 3 9 r e <= product phase3 9 re ;
p r o du c t p ip e l i n e p ha s e 3 9 i m <= product phase3 9 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 0 r e <= product phase0 10 re ;
p roduc t p ipe l i n e pha s e0 10 im <= product phase0 10 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 0 r e <= product phase1 10 re ;
p roduc t p ipe l i n e pha s e1 10 im <= product phase1 10 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 0 r e <= product phase2 10 re ;
p roduc t p ipe l i n e pha s e2 10 im <= product phase2 10 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 0 r e <= product phase3 10 re ;
p roduc t p ipe l i n e pha s e3 10 im <= product phase3 10 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 1 r e <= product phase0 11 re ;
p roduc t p ipe l i n e pha s e0 11 im <= product phase0 11 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 1 r e <= product phase1 11 re ;
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produc t p ipe l i n e pha s e1 11 im <= product phase1 11 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 1 r e <= product phase2 11 re ;
p roduc t p ipe l i n e pha s e2 11 im <= product phase2 11 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 1 r e <= product phase3 11 re ;
p roduc t p ipe l i n e pha s e3 11 im <= product phase3 11 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 2 r e <= product phase0 12 re ;
p roduc t p ipe l i n e pha s e0 12 im <= product phase0 12 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 2 r e <= product phase1 12 re ;
p roduc t p ipe l i n e pha s e1 12 im <= product phase1 12 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 2 r e <= product phase2 12 re ;
p roduc t p ipe l i n e pha s e2 12 im <= product phase2 12 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 2 r e <= product phase3 12 re ;
p roduc t p ipe l i n e pha s e3 12 im <= product phase3 12 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 3 r e <= product phase0 13 re ;
p roduc t p ipe l i n e pha s e0 13 im <= product phase0 13 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 3 r e <= product phase1 13 re ;
p roduc t p ipe l i n e pha s e1 13 im <= product phase1 13 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 3 r e <= product phase2 13 re ;
p roduc t p ipe l i n e pha s e2 13 im <= product phase2 13 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 3 r e <= product phase3 13 re ;
p roduc t p ipe l i n e pha s e3 13 im <= product phase3 13 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 4 r e <= product phase0 14 re ;
p roduc t p ipe l i n e pha s e0 14 im <= product phase0 14 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 4 r e <= product phase1 14 re ;
p roduc t p ipe l i n e pha s e1 14 im <= product phase1 14 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 4 r e <= product phase2 14 re ;
p roduc t p ipe l i n e pha s e2 14 im <= product phase2 14 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 4 r e <= product phase3 14 re ;
p roduc t p ipe l i n e pha s e3 14 im <= product phase3 14 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 5 r e <= product phase0 15 re ;
p roduc t p ipe l i n e pha s e0 15 im <= product phase0 15 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 5 r e <= product phase1 15 re ;
p roduc t p ipe l i n e pha s e1 15 im <= product phase1 15 im ;
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p r o d u c t p i p e l i n e p h a s e 2 1 5 r e <= product phase2 15 re ;
p roduc t p ipe l i n e pha s e2 15 im <= product phase2 15 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 5 r e <= product phase3 15 re ;
p roduc t p ipe l i n e pha s e3 15 im <= product phase3 15 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 6 r e <= product phase0 16 re ;
p roduc t p ipe l i n e pha s e0 16 im <= product phase0 16 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 6 r e <= product phase1 16 re ;
p roduc t p ipe l i n e pha s e1 16 im <= product phase1 16 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 6 r e <= product phase2 16 re ;
p roduc t p ipe l i n e pha s e2 16 im <= product phase2 16 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 6 r e <= product phase3 16 re ;
p roduc t p ipe l i n e pha s e3 16 im <= product phase3 16 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 7 r e <= product phase0 17 re ;
p roduc t p ipe l i n e pha s e0 17 im <= product phase0 17 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 7 r e <= product phase1 17 re ;
p roduc t p ipe l i n e pha s e1 17 im <= product phase1 17 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 7 r e <= product phase2 17 re ;
p roduc t p ipe l i n e pha s e2 17 im <= product phase2 17 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 7 r e <= product phase3 17 re ;
p roduc t p ipe l i n e pha s e3 17 im <= product phase3 17 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 8 r e <= product phase0 18 re ;
p roduc t p ipe l i n e pha s e0 18 im <= product phase0 18 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 8 r e <= product phase1 18 re ;
p roduc t p ipe l i n e pha s e1 18 im <= product phase1 18 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 8 r e <= product phase2 18 re ;
p roduc t p ipe l i n e pha s e2 18 im <= product phase2 18 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 8 r e <= product phase3 18 re ;
p roduc t p ipe l i n e pha s e3 18 im <= product phase3 18 im ;
p r o d u c t p i p e l i n e p h a s e 0 1 9 r e <= product phase0 19 re ;
p roduc t p ipe l i n e pha s e0 19 im <= product phase0 19 im ;
p r o d u c t p i p e l i n e p h a s e 1 1 9 r e <= product phase1 19 re ;
p roduc t p ipe l i n e pha s e1 19 im <= product phase1 19 im ;
p r o d u c t p i p e l i n e p h a s e 2 1 9 r e <= product phase2 19 re ;
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produc t p ipe l i n e pha s e2 19 im <= product phase2 19 im ;
p r o d u c t p i p e l i n e p h a s e 3 1 9 r e <= product phase3 19 re ;
p roduc t p ipe l i n e pha s e3 19 im <= product phase3 19 im ;
p r o d u c t p i p e l i n e p h a s e 0 2 0 r e <= product phase0 20 re ;
p roduc t p ipe l i n e pha s e0 20 im <= product phase0 20 im ;
p r o d u c t p i p e l i n e p h a s e 1 2 0 r e <= product phase1 20 re ;
p roduc t p ipe l i n e pha s e1 20 im <= product phase1 20 im ;
p r o d u c t p i p e l i n e p h a s e 2 2 0 r e <= product phase2 20 re ;
p roduc t p ipe l i n e pha s e2 20 im <= product phase2 20 im ;
p r o d u c t p i p e l i n e p h a s e 3 2 0 r e <= product phase3 20 re ;
p roduc t p ipe l i n e pha s e3 20 im <= product phase3 20 im ;
p r o d u c t p i p e l i n e p h a s e 0 2 1 r e <= product phase0 21 re ;
p roduc t p ipe l i n e pha s e0 21 im <= product phase0 21 im ;
END IF ;
END IF ;
END PROCESS p r o d u c t p i p e l i n e p r o c e s s 3 ;
quant ized sum re <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 r e , 33) ;
quantized sum im <= r e s i z e ( p roduc t p ipe l i n e phase3 1 im , 33) ;
add cast <= quant ized sum re ;
add cas t 1 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 2 r e , 33) ;
add temp <= r e s i z e ( add cast , 34) + r e s i z e ( add cast 1 , 34) ;
sumvector1 re (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp (33) = ’0 ’
AND add temp (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp (33) = ’1 ’ AND
add temp (32) /= ’1 ’
ELSE ( add temp (32 DOWNTO 0) ) ;
add cas t 2 <= quantized sum im ;
add cas t 3 <= r e s i z e ( p roduc t p ipe l i n e phase3 2 im , 33) ;
add temp 1 <= r e s i z e ( add cast 2 , 34) + r e s i z e ( add cast 3 , 34) ;
sumvector1 im (0) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 (33) =
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’ 0 ’ AND add temp 1 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 (33) = ’1 ’ AND
add temp 1 (32) /= ’1 ’
ELSE ( add temp 1 (32 DOWNTO 0) ) ;
add cas t 4 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 3 r e , 33) ;
add cas t 5 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 4 r e , 33) ;
add temp 2 <= r e s i z e ( add cast 4 , 34) + r e s i z e ( add cast 5 , 34) ;
sumvector1 re (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 (33) =
’0 ’ AND add temp 2 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 (33) = ’1 ’ AND
add temp 2 (32) /= ’1 ’
ELSE ( add temp 2 (32 DOWNTO 0) ) ;
add cas t 6 <= r e s i z e ( p roduc t p ipe l i n e phase3 3 im , 33) ;
add cas t 7 <= r e s i z e ( p roduc t p ipe l i n e phase3 4 im , 33) ;
add temp 3 <= r e s i z e ( add cast 6 , 34) + r e s i z e ( add cast 7 , 34) ;
sumvector1 im (1) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 (33) =
’0 ’ AND add temp 3 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 (33) = ’1 ’ AND
add temp 3 (32) /= ’1 ’
ELSE ( add temp 3 (32 DOWNTO 0) ) ;
add cas t 8 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 5 r e , 33) ;
add cas t 9 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 6 r e , 33) ;
add temp 4 <= r e s i z e ( add cast 8 , 34) + r e s i z e ( add cast 9 , 34) ;
sumvector1 re (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 (33) =
’0 ’ AND add temp 4 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 (33) = ’1 ’ AND
add temp 4 (32) /= ’1 ’
ELSE ( add temp 4 (32 DOWNTO 0) ) ;
add cas t 10 <= r e s i z e ( p roduc t p ipe l i n e phase3 5 im , 33) ;
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add cas t 11 <= r e s i z e ( p roduc t p ipe l i n e phase3 6 im , 33) ;
add temp 5 <= r e s i z e ( add cast 10 , 34) + r e s i z e ( add cast 11 , 34) ;
sumvector1 im (2) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 5 (33) =
’0 ’ AND add temp 5 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 5 (33) = ’1 ’ AND
add temp 5 (32) /= ’1 ’
ELSE ( add temp 5 (32 DOWNTO 0) ) ;
add cas t 12 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 7 r e , 33) ;
add cas t 13 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 8 r e , 33) ;
add temp 6 <= r e s i z e ( add cast 12 , 34) + r e s i z e ( add cast 13 , 34) ;
sumvector1 re (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 6 (33) =
’0 ’ AND add temp 6 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 6 (33) = ’1 ’ AND
add temp 6 (32) /= ’1 ’
ELSE ( add temp 6 (32 DOWNTO 0) ) ;
add cas t 14 <= r e s i z e ( p roduc t p ipe l i n e phase3 7 im , 33) ;
add cas t 15 <= r e s i z e ( p roduc t p ipe l i n e phase3 8 im , 33) ;
add temp 7 <= r e s i z e ( add cast 14 , 34) + r e s i z e ( add cast 15 , 34) ;
sumvector1 im (3) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 7 (33) =
’0 ’ AND add temp 7 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 7 (33) = ’1 ’ AND
add temp 7 (32) /= ’1 ’
ELSE ( add temp 7 (32 DOWNTO 0) ) ;
add cas t 16 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 9 r e , 33) ;
add cas t 17 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 0 r e , 33) ;
add temp 8 <= r e s i z e ( add cast 16 , 34) + r e s i z e ( add cast 17 , 34) ;
sumvector1 re (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 8 (33) =
’0 ’ AND add temp 8 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 8 (33) = ’1 ’ AND
add temp 8 (32) /= ’1 ’
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ELSE ( add temp 8 (32 DOWNTO 0) ) ;
add cas t 18 <= r e s i z e ( p roduc t p ipe l i n e phase3 9 im , 33) ;
add cas t 19 <= r e s i z e ( p roduc t p ipe l i n e phase3 10 im , 33) ;
add temp 9 <= r e s i z e ( add cast 18 , 34) + r e s i z e ( add cast 19 , 34) ;
sumvector1 im (4) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 9 (33) =
’0 ’ AND add temp 9 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 9 (33) = ’1 ’ AND
add temp 9 (32) /= ’1 ’
ELSE ( add temp 9 (32 DOWNTO 0) ) ;
add cas t 20 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 1 r e , 33) ;
add cas t 21 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 2 r e , 33) ;
add temp 10 <= r e s i z e ( add cast 20 , 34) + r e s i z e ( add cast 21 , 34) ;
sumvector1 re (5 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 10 (33) =
’0 ’ AND add temp 10 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 10 (33) = ’1 ’ AND
add temp 10 (32) /= ’1 ’
ELSE ( add temp 10 (32 DOWNTO 0) ) ;
add cas t 22 <= r e s i z e ( p roduc t p ipe l i n e phase3 11 im , 33) ;
add cas t 23 <= r e s i z e ( p roduc t p ipe l i n e phase3 12 im , 33) ;
add temp 11 <= r e s i z e ( add cast 22 , 34) + r e s i z e ( add cast 23 , 34) ;
sumvector1 im (5) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 11 (33) =
’0 ’ AND add temp 11 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 11 (33) = ’1 ’ AND
add temp 11 (32) /= ’1 ’
ELSE ( add temp 11 (32 DOWNTO 0) ) ;
add cas t 24 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 3 r e , 33) ;
add cas t 25 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 4 r e , 33) ;
add temp 12 <= r e s i z e ( add cast 24 , 34) + r e s i z e ( add cast 25 , 34) ;
sumvector1 re (6 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 12 (33) =
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’ 0 ’ AND add temp 12 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 12 (33) = ’1 ’ AND
add temp 12 (32) /= ’1 ’
ELSE ( add temp 12 (32 DOWNTO 0) ) ;
add cas t 26 <= r e s i z e ( p roduc t p ipe l i n e phase3 13 im , 33) ;
add cas t 27 <= r e s i z e ( p roduc t p ipe l i n e phase3 14 im , 33) ;
add temp 13 <= r e s i z e ( add cast 26 , 34) + r e s i z e ( add cast 27 , 34) ;
sumvector1 im (6) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 13 (33) =
’0 ’ AND add temp 13 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 13 (33) = ’1 ’ AND
add temp 13 (32) /= ’1 ’
ELSE ( add temp 13 (32 DOWNTO 0) ) ;
add cas t 28 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 5 r e , 33) ;
add cas t 29 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 6 r e , 33) ;
add temp 14 <= r e s i z e ( add cast 28 , 34) + r e s i z e ( add cast 29 , 34) ;
sumvector1 re (7 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 14 (33) =
’0 ’ AND add temp 14 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 14 (33) = ’1 ’ AND
add temp 14 (32) /= ’1 ’
ELSE ( add temp 14 (32 DOWNTO 0) ) ;
add cas t 30 <= r e s i z e ( p roduc t p ipe l i n e phase3 15 im , 33) ;
add cas t 31 <= r e s i z e ( p roduc t p ipe l i n e phase3 16 im , 33) ;
add temp 15 <= r e s i z e ( add cast 30 , 34) + r e s i z e ( add cast 31 , 34) ;
sumvector1 im (7) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 15 (33) =
’0 ’ AND add temp 15 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 15 (33) = ’1 ’ AND
add temp 15 (32) /= ’1 ’
ELSE ( add temp 15 (32 DOWNTO 0) ) ;
add cas t 32 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 7 r e , 33) ;
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add cas t 33 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 8 r e , 33) ;
add temp 16 <= r e s i z e ( add cast 32 , 34) + r e s i z e ( add cast 33 , 34) ;
sumvector1 re (8 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 16 (33) =
’0 ’ AND add temp 16 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 16 (33) = ’1 ’ AND
add temp 16 (32) /= ’1 ’
ELSE ( add temp 16 (32 DOWNTO 0) ) ;
add cas t 34 <= r e s i z e ( p roduc t p ipe l i n e phase3 17 im , 33) ;
add cas t 35 <= r e s i z e ( p roduc t p ipe l i n e phase3 18 im , 33) ;
add temp 17 <= r e s i z e ( add cast 34 , 34) + r e s i z e ( add cast 35 , 34) ;
sumvector1 im (8) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 17 (33) =
’0 ’ AND add temp 17 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 17 (33) = ’1 ’ AND
add temp 17 (32) /= ’1 ’
ELSE ( add temp 17 (32 DOWNTO 0) ) ;
add cas t 36 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 1 9 r e , 33) ;
add cas t 37 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 3 2 0 r e , 33) ;
add temp 18 <= r e s i z e ( add cast 36 , 34) + r e s i z e ( add cast 37 , 34) ;
sumvector1 re (9 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 18 (33) =
’0 ’ AND add temp 18 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 18 (33) = ’1 ’ AND
add temp 18 (32) /= ’1 ’
ELSE ( add temp 18 (32 DOWNTO 0) ) ;
add cas t 38 <= r e s i z e ( p roduc t p ipe l i n e phase3 19 im , 33) ;
add cas t 39 <= r e s i z e ( p roduc t p ipe l i n e phase3 20 im , 33) ;
add temp 19 <= r e s i z e ( add cast 38 , 34) + r e s i z e ( add cast 39 , 34) ;
sumvector1 im (9) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 19 (33) =
’0 ’ AND add temp 19 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 19 (33) = ’1 ’ AND
add temp 19 (32) /= ’1 ’
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ELSE ( add temp 19 (32 DOWNTO 0) ) ;
add cas t 40 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 r e , 33) ;
add cas t 41 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 2 r e , 33) ;
add temp 20 <= r e s i z e ( add cast 40 , 34) + r e s i z e ( add cast 41 , 34) ;
sumvector1 re (10) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 20 (33) =
’0 ’ AND add temp 20 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 20 (33) = ’1 ’ AND
add temp 20 (32) /= ’1 ’
ELSE ( add temp 20 (32 DOWNTO 0) ) ;
add cas t 42 <= r e s i z e ( p roduc t p ipe l i n e phase2 1 im , 33) ;
add cas t 43 <= r e s i z e ( p roduc t p ipe l i n e phase2 2 im , 33) ;
add temp 21 <= r e s i z e ( add cast 42 , 34) + r e s i z e ( add cast 43 , 34) ;
sumvector1 im (10) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 21 (33) =
’0 ’ AND add temp 21 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 21 (33) = ’1 ’ AND
add temp 21 (32) /= ’1 ’
ELSE ( add temp 21 (32 DOWNTO 0) ) ;
add cas t 44 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 3 r e , 33) ;
add cas t 45 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 4 r e , 33) ;
add temp 22 <= r e s i z e ( add cast 44 , 34) + r e s i z e ( add cast 45 , 34) ;
sumvector1 re (11) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 22 (33) =
’0 ’ AND add temp 22 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 22 (33) = ’1 ’ AND
add temp 22 (32) /= ’1 ’
ELSE ( add temp 22 (32 DOWNTO 0) ) ;
add cas t 46 <= r e s i z e ( p roduc t p ipe l i n e phase2 3 im , 33) ;
add cas t 47 <= r e s i z e ( p roduc t p ipe l i n e phase2 4 im , 33) ;
add temp 23 <= r e s i z e ( add cast 46 , 34) + r e s i z e ( add cast 47 , 34) ;
sumvector1 im (11) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 23 (33) =
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’ 0 ’ AND add temp 23 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 23 (33) = ’1 ’ AND
add temp 23 (32) /= ’1 ’
ELSE ( add temp 23 (32 DOWNTO 0) ) ;
add cas t 48 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 5 r e , 33) ;
add cas t 49 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 6 r e , 33) ;
add temp 24 <= r e s i z e ( add cast 48 , 34) + r e s i z e ( add cast 49 , 34) ;
sumvector1 re (12) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 24 (33) =
’0 ’ AND add temp 24 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 24 (33) = ’1 ’ AND
add temp 24 (32) /= ’1 ’
ELSE ( add temp 24 (32 DOWNTO 0) ) ;
add cas t 50 <= r e s i z e ( p roduc t p ipe l i n e phase2 5 im , 33) ;
add cas t 51 <= r e s i z e ( p roduc t p ipe l i n e phase2 6 im , 33) ;
add temp 25 <= r e s i z e ( add cast 50 , 34) + r e s i z e ( add cast 51 , 34) ;
sumvector1 im (12) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 25 (33) =
’0 ’ AND add temp 25 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 25 (33) = ’1 ’ AND
add temp 25 (32) /= ’1 ’
ELSE ( add temp 25 (32 DOWNTO 0) ) ;
add cas t 52 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 7 r e , 33) ;
add cas t 53 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 8 r e , 33) ;
add temp 26 <= r e s i z e ( add cast 52 , 34) + r e s i z e ( add cast 53 , 34) ;
sumvector1 re (13) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 26 (33) =
’0 ’ AND add temp 26 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 26 (33) = ’1 ’ AND
add temp 26 (32) /= ’1 ’
ELSE ( add temp 26 (32 DOWNTO 0) ) ;
add cas t 54 <= r e s i z e ( p roduc t p ipe l i n e phase2 7 im , 33) ;
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add cas t 55 <= r e s i z e ( p roduc t p ipe l i n e phase2 8 im , 33) ;
add temp 27 <= r e s i z e ( add cast 54 , 34) + r e s i z e ( add cast 55 , 34) ;
sumvector1 im (13) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 27 (33) =
’0 ’ AND add temp 27 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 27 (33) = ’1 ’ AND
add temp 27 (32) /= ’1 ’
ELSE ( add temp 27 (32 DOWNTO 0) ) ;
add cas t 56 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 9 r e , 33) ;
add cas t 57 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 0 r e , 33) ;
add temp 28 <= r e s i z e ( add cast 56 , 34) + r e s i z e ( add cast 57 , 34) ;
sumvector1 re (14) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 28 (33) =
’0 ’ AND add temp 28 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 28 (33) = ’1 ’ AND
add temp 28 (32) /= ’1 ’
ELSE ( add temp 28 (32 DOWNTO 0) ) ;
add cas t 58 <= r e s i z e ( p roduc t p ipe l i n e phase2 9 im , 33) ;
add cas t 59 <= r e s i z e ( p roduc t p ipe l i n e phase2 10 im , 33) ;
add temp 29 <= r e s i z e ( add cast 58 , 34) + r e s i z e ( add cast 59 , 34) ;
sumvector1 im (14) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 29 (33) =
’0 ’ AND add temp 29 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 29 (33) = ’1 ’ AND
add temp 29 (32) /= ’1 ’
ELSE ( add temp 29 (32 DOWNTO 0) ) ;
add cas t 60 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 1 r e , 33) ;
add cas t 61 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 2 r e , 33) ;
add temp 30 <= r e s i z e ( add cast 60 , 34) + r e s i z e ( add cast 61 , 34) ;
sumvector1 re (15) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 30 (33) =
’0 ’ AND add temp 30 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 30 (33) = ’1 ’ AND
add temp 30 (32) /= ’1 ’
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ELSE ( add temp 30 (32 DOWNTO 0) ) ;
add cas t 62 <= r e s i z e ( p roduc t p ipe l i n e phase2 11 im , 33) ;
add cas t 63 <= r e s i z e ( p roduc t p ipe l i n e phase2 12 im , 33) ;
add temp 31 <= r e s i z e ( add cast 62 , 34) + r e s i z e ( add cast 63 , 34) ;
sumvector1 im (15) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 31 (33) =
’0 ’ AND add temp 31 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 31 (33) = ’1 ’ AND
add temp 31 (32) /= ’1 ’
ELSE ( add temp 31 (32 DOWNTO 0) ) ;
add cas t 64 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 3 r e , 33) ;
add cas t 65 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 4 r e , 33) ;
add temp 32 <= r e s i z e ( add cast 64 , 34) + r e s i z e ( add cast 65 , 34) ;
sumvector1 re (16) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 32 (33) =
’0 ’ AND add temp 32 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 32 (33) = ’1 ’ AND
add temp 32 (32) /= ’1 ’
ELSE ( add temp 32 (32 DOWNTO 0) ) ;
add cas t 66 <= r e s i z e ( p roduc t p ipe l i n e phase2 13 im , 33) ;
add cas t 67 <= r e s i z e ( p roduc t p ipe l i n e phase2 14 im , 33) ;
add temp 33 <= r e s i z e ( add cast 66 , 34) + r e s i z e ( add cast 67 , 34) ;
sumvector1 im (16) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 33 (33) =
’0 ’ AND add temp 33 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 33 (33) = ’1 ’ AND
add temp 33 (32) /= ’1 ’
ELSE ( add temp 33 (32 DOWNTO 0) ) ;
add cas t 68 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 5 r e , 33) ;
add cas t 69 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 6 r e , 33) ;
add temp 34 <= r e s i z e ( add cast 68 , 34) + r e s i z e ( add cast 69 , 34) ;
sumvector1 re (17) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 34 (33) =
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’ 0 ’ AND add temp 34 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 34 (33) = ’1 ’ AND
add temp 34 (32) /= ’1 ’
ELSE ( add temp 34 (32 DOWNTO 0) ) ;
add cas t 70 <= r e s i z e ( p roduc t p ipe l i n e phase2 15 im , 33) ;
add cas t 71 <= r e s i z e ( p roduc t p ipe l i n e phase2 16 im , 33) ;
add temp 35 <= r e s i z e ( add cast 70 , 34) + r e s i z e ( add cast 71 , 34) ;
sumvector1 im (17) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 35 (33) =
’0 ’ AND add temp 35 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 35 (33) = ’1 ’ AND
add temp 35 (32) /= ’1 ’
ELSE ( add temp 35 (32 DOWNTO 0) ) ;
add cas t 72 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 7 r e , 33) ;
add cas t 73 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 8 r e , 33) ;
add temp 36 <= r e s i z e ( add cast 72 , 34) + r e s i z e ( add cast 73 , 34) ;
sumvector1 re (18) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 36 (33) =
’0 ’ AND add temp 36 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 36 (33) = ’1 ’ AND
add temp 36 (32) /= ’1 ’
ELSE ( add temp 36 (32 DOWNTO 0) ) ;
add cas t 74 <= r e s i z e ( p roduc t p ipe l i n e phase2 17 im , 33) ;
add cas t 75 <= r e s i z e ( p roduc t p ipe l i n e phase2 18 im , 33) ;
add temp 37 <= r e s i z e ( add cast 74 , 34) + r e s i z e ( add cast 75 , 34) ;
sumvector1 im (18) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 37 (33) =
’0 ’ AND add temp 37 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 37 (33) = ’1 ’ AND
add temp 37 (32) /= ’1 ’
ELSE ( add temp 37 (32 DOWNTO 0) ) ;
add cas t 76 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 1 9 r e , 33) ;
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add cas t 77 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 2 2 0 r e , 33) ;
add temp 38 <= r e s i z e ( add cast 76 , 34) + r e s i z e ( add cast 77 , 34) ;
sumvector1 re (19) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 38 (33) =
’0 ’ AND add temp 38 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 38 (33) = ’1 ’ AND
add temp 38 (32) /= ’1 ’
ELSE ( add temp 38 (32 DOWNTO 0) ) ;
add cas t 78 <= r e s i z e ( p roduc t p ipe l i n e phase2 19 im , 33) ;
add cas t 79 <= r e s i z e ( p roduc t p ipe l i n e phase2 20 im , 33) ;
add temp 39 <= r e s i z e ( add cast 78 , 34) + r e s i z e ( add cast 79 , 34) ;
sumvector1 im (19) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 39 (33) =
’0 ’ AND add temp 39 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 39 (33) = ’1 ’ AND
add temp 39 (32) /= ’1 ’
ELSE ( add temp 39 (32 DOWNTO 0) ) ;
add cas t 80 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 r e , 33) ;
add cas t 81 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 2 r e , 33) ;
add temp 40 <= r e s i z e ( add cast 80 , 34) + r e s i z e ( add cast 81 , 34) ;
sumvector1 re (20) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 40 (33) =
’0 ’ AND add temp 40 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 40 (33) = ’1 ’ AND
add temp 40 (32) /= ’1 ’
ELSE ( add temp 40 (32 DOWNTO 0) ) ;
add cas t 82 <= r e s i z e ( p roduc t p ipe l i n e phase1 1 im , 33) ;
add cas t 83 <= r e s i z e ( p roduc t p ipe l i n e phase1 2 im , 33) ;
add temp 41 <= r e s i z e ( add cast 82 , 34) + r e s i z e ( add cast 83 , 34) ;
sumvector1 im (20) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 41 (33) =
’0 ’ AND add temp 41 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 41 (33) = ’1 ’ AND
add temp 41 (32) /= ’1 ’
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ELSE ( add temp 41 (32 DOWNTO 0) ) ;
add cas t 84 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 3 r e , 33) ;
add cas t 85 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 4 r e , 33) ;
add temp 42 <= r e s i z e ( add cast 84 , 34) + r e s i z e ( add cast 85 , 34) ;
sumvector1 re (21) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 42 (33) =
’0 ’ AND add temp 42 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 42 (33) = ’1 ’ AND
add temp 42 (32) /= ’1 ’
ELSE ( add temp 42 (32 DOWNTO 0) ) ;
add cas t 86 <= r e s i z e ( p roduc t p ipe l i n e phase1 3 im , 33) ;
add cas t 87 <= r e s i z e ( p roduc t p ipe l i n e phase1 4 im , 33) ;
add temp 43 <= r e s i z e ( add cast 86 , 34) + r e s i z e ( add cast 87 , 34) ;
sumvector1 im (21) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 43 (33) =
’0 ’ AND add temp 43 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 43 (33) = ’1 ’ AND
add temp 43 (32) /= ’1 ’
ELSE ( add temp 43 (32 DOWNTO 0) ) ;
add cas t 88 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 5 r e , 33) ;
add cas t 89 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 6 r e , 33) ;
add temp 44 <= r e s i z e ( add cast 88 , 34) + r e s i z e ( add cast 89 , 34) ;
sumvector1 re (22) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 44 (33) =
’0 ’ AND add temp 44 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 44 (33) = ’1 ’ AND
add temp 44 (32) /= ’1 ’
ELSE ( add temp 44 (32 DOWNTO 0) ) ;
add cas t 90 <= r e s i z e ( p roduc t p ipe l i n e phase1 5 im , 33) ;
add cas t 91 <= r e s i z e ( p roduc t p ipe l i n e phase1 6 im , 33) ;
add temp 45 <= r e s i z e ( add cast 90 , 34) + r e s i z e ( add cast 91 , 34) ;
sumvector1 im (22) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 45 (33) =
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’ 0 ’ AND add temp 45 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 45 (33) = ’1 ’ AND
add temp 45 (32) /= ’1 ’
ELSE ( add temp 45 (32 DOWNTO 0) ) ;
add cas t 92 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 7 r e , 33) ;
add cas t 93 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 8 r e , 33) ;
add temp 46 <= r e s i z e ( add cast 92 , 34) + r e s i z e ( add cast 93 , 34) ;
sumvector1 re (23) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 46 (33) =
’0 ’ AND add temp 46 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 46 (33) = ’1 ’ AND
add temp 46 (32) /= ’1 ’
ELSE ( add temp 46 (32 DOWNTO 0) ) ;
add cas t 94 <= r e s i z e ( p roduc t p ipe l i n e phase1 7 im , 33) ;
add cas t 95 <= r e s i z e ( p roduc t p ipe l i n e phase1 8 im , 33) ;
add temp 47 <= r e s i z e ( add cast 94 , 34) + r e s i z e ( add cast 95 , 34) ;
sumvector1 im (23) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 47 (33) =
’0 ’ AND add temp 47 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 47 (33) = ’1 ’ AND
add temp 47 (32) /= ’1 ’
ELSE ( add temp 47 (32 DOWNTO 0) ) ;
add cas t 96 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 9 r e , 33) ;
add cas t 97 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 0 r e , 33) ;
add temp 48 <= r e s i z e ( add cast 96 , 34) + r e s i z e ( add cast 97 , 34) ;
sumvector1 re (24) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 48 (33) =
’0 ’ AND add temp 48 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 48 (33) = ’1 ’ AND
add temp 48 (32) /= ’1 ’
ELSE ( add temp 48 (32 DOWNTO 0) ) ;
add cas t 98 <= r e s i z e ( p roduc t p ipe l i n e phase1 9 im , 33) ;
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add cas t 99 <= r e s i z e ( p roduc t p ipe l i n e phase1 10 im , 33) ;
add temp 49 <= r e s i z e ( add cast 98 , 34) + r e s i z e ( add cast 99 , 34) ;
sumvector1 im (24) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 49 (33) =
’0 ’ AND add temp 49 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 49 (33) = ’1 ’ AND
add temp 49 (32) /= ’1 ’
ELSE ( add temp 49 (32 DOWNTO 0) ) ;
add cas t 100 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 1 r e , 33) ;
add cas t 101 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 2 r e , 33) ;
add temp 50 <= r e s i z e ( add cast 100 , 34) + r e s i z e ( add cast 101 , 34) ;
sumvector1 re (25) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 50 (33) =
’0 ’ AND add temp 50 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 50 (33) = ’1 ’ AND
add temp 50 (32) /= ’1 ’
ELSE ( add temp 50 (32 DOWNTO 0) ) ;
add cas t 102 <= r e s i z e ( p roduc t p ipe l i n e phase1 11 im , 33) ;
add cas t 103 <= r e s i z e ( p roduc t p ipe l i n e phase1 12 im , 33) ;
add temp 51 <= r e s i z e ( add cast 102 , 34) + r e s i z e ( add cast 103 , 34) ;
sumvector1 im (25) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 51 (33) =
’0 ’ AND add temp 51 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 51 (33) = ’1 ’ AND
add temp 51 (32) /= ’1 ’
ELSE ( add temp 51 (32 DOWNTO 0) ) ;
add cas t 104 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 3 r e , 33) ;
add cas t 105 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 4 r e , 33) ;
add temp 52 <= r e s i z e ( add cast 104 , 34) + r e s i z e ( add cast 105 , 34) ;
sumvector1 re (26) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 52 (33) =
’0 ’ AND add temp 52 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 52 (33) = ’1 ’ AND
add temp 52 (32) /= ’1 ’
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ELSE ( add temp 52 (32 DOWNTO 0) ) ;
add cas t 106 <= r e s i z e ( p roduc t p ipe l i n e phase1 13 im , 33) ;
add cas t 107 <= r e s i z e ( p roduc t p ipe l i n e phase1 14 im , 33) ;
add temp 53 <= r e s i z e ( add cast 106 , 34) + r e s i z e ( add cast 107 , 34) ;
sumvector1 im (26) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 53 (33) =
’0 ’ AND add temp 53 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 53 (33) = ’1 ’ AND
add temp 53 (32) /= ’1 ’
ELSE ( add temp 53 (32 DOWNTO 0) ) ;
add cas t 108 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 5 r e , 33) ;
add cas t 109 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 6 r e , 33) ;
add temp 54 <= r e s i z e ( add cast 108 , 34) + r e s i z e ( add cast 109 , 34) ;
sumvector1 re (27) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 54 (33) =
’0 ’ AND add temp 54 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 54 (33) = ’1 ’ AND
add temp 54 (32) /= ’1 ’
ELSE ( add temp 54 (32 DOWNTO 0) ) ;
add cas t 110 <= r e s i z e ( p roduc t p ipe l i n e phase1 15 im , 33) ;
add cas t 111 <= r e s i z e ( p roduc t p ipe l i n e phase1 16 im , 33) ;
add temp 55 <= r e s i z e ( add cast 110 , 34) + r e s i z e ( add cast 111 , 34) ;
sumvector1 im (27) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 55 (33) =
’0 ’ AND add temp 55 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 55 (33) = ’1 ’ AND
add temp 55 (32) /= ’1 ’
ELSE ( add temp 55 (32 DOWNTO 0) ) ;
add cas t 112 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 7 r e , 33) ;
add cas t 113 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 8 r e , 33) ;
add temp 56 <= r e s i z e ( add cast 112 , 34) + r e s i z e ( add cast 113 , 34) ;
sumvector1 re (28) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 56 (33) =
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’ 0 ’ AND add temp 56 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 56 (33) = ’1 ’ AND
add temp 56 (32) /= ’1 ’
ELSE ( add temp 56 (32 DOWNTO 0) ) ;
add cas t 114 <= r e s i z e ( p roduc t p ipe l i n e phase1 17 im , 33) ;
add cas t 115 <= r e s i z e ( p roduc t p ipe l i n e phase1 18 im , 33) ;
add temp 57 <= r e s i z e ( add cast 114 , 34) + r e s i z e ( add cast 115 , 34) ;
sumvector1 im (28) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 57 (33) =
’0 ’ AND add temp 57 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 57 (33) = ’1 ’ AND
add temp 57 (32) /= ’1 ’
ELSE ( add temp 57 (32 DOWNTO 0) ) ;
add cas t 116 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 1 9 r e , 33) ;
add cas t 117 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 1 2 0 r e , 33) ;
add temp 58 <= r e s i z e ( add cast 116 , 34) + r e s i z e ( add cast 117 , 34) ;
sumvector1 re (29) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 58 (33) =
’0 ’ AND add temp 58 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 58 (33) = ’1 ’ AND
add temp 58 (32) /= ’1 ’
ELSE ( add temp 58 (32 DOWNTO 0) ) ;
add cas t 118 <= r e s i z e ( p roduc t p ipe l i n e phase1 19 im , 33) ;
add cas t 119 <= r e s i z e ( p roduc t p ipe l i n e phase1 20 im , 33) ;
add temp 59 <= r e s i z e ( add cast 118 , 34) + r e s i z e ( add cast 119 , 34) ;
sumvector1 im (29) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 59 (33) =
’0 ’ AND add temp 59 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 59 (33) = ’1 ’ AND
add temp 59 (32) /= ’1 ’
ELSE ( add temp 59 (32 DOWNTO 0) ) ;
add cas t 120 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 r e , 33) ;
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add cas t 121 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 2 r e , 33) ;
add temp 60 <= r e s i z e ( add cast 120 , 34) + r e s i z e ( add cast 121 , 34) ;
sumvector1 re (30) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 60 (33) =
’0 ’ AND add temp 60 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 60 (33) = ’1 ’ AND
add temp 60 (32) /= ’1 ’
ELSE ( add temp 60 (32 DOWNTO 0) ) ;
add cas t 122 <= r e s i z e ( p roduc t p ipe l i n e phase0 1 im , 33) ;
add cas t 123 <= r e s i z e ( p roduc t p ipe l i n e phase0 2 im , 33) ;
add temp 61 <= r e s i z e ( add cast 122 , 34) + r e s i z e ( add cast 123 , 34) ;
sumvector1 im (30) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 61 (33) =
’0 ’ AND add temp 61 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 61 (33) = ’1 ’ AND
add temp 61 (32) /= ’1 ’
ELSE ( add temp 61 (32 DOWNTO 0) ) ;
add cas t 124 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 3 r e , 33) ;
add cas t 125 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 4 r e , 33) ;
add temp 62 <= r e s i z e ( add cast 124 , 34) + r e s i z e ( add cast 125 , 34) ;
sumvector1 re (31) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 62 (33) =
’0 ’ AND add temp 62 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 62 (33) = ’1 ’ AND
add temp 62 (32) /= ’1 ’
ELSE ( add temp 62 (32 DOWNTO 0) ) ;
add cas t 126 <= r e s i z e ( p roduc t p ipe l i n e phase0 3 im , 33) ;
add cas t 127 <= r e s i z e ( p roduc t p ipe l i n e phase0 4 im , 33) ;
add temp 63 <= r e s i z e ( add cast 126 , 34) + r e s i z e ( add cast 127 , 34) ;
sumvector1 im (31) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 63 (33) =
’0 ’ AND add temp 63 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 63 (33) = ’1 ’ AND
add temp 63 (32) /= ’1 ’
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ELSE ( add temp 63 (32 DOWNTO 0) ) ;
add cas t 128 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 5 r e , 33) ;
add cas t 129 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 6 r e , 33) ;
add temp 64 <= r e s i z e ( add cast 128 , 34) + r e s i z e ( add cast 129 , 34) ;
sumvector1 re (32) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 64 (33) =
’0 ’ AND add temp 64 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 64 (33) = ’1 ’ AND
add temp 64 (32) /= ’1 ’
ELSE ( add temp 64 (32 DOWNTO 0) ) ;
add cas t 130 <= r e s i z e ( p roduc t p ipe l i n e phase0 5 im , 33) ;
add cas t 131 <= r e s i z e ( p roduc t p ipe l i n e phase0 6 im , 33) ;
add temp 65 <= r e s i z e ( add cast 130 , 34) + r e s i z e ( add cast 131 , 34) ;
sumvector1 im (32) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 65 (33) =
’0 ’ AND add temp 65 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 65 (33) = ’1 ’ AND
add temp 65 (32) /= ’1 ’
ELSE ( add temp 65 (32 DOWNTO 0) ) ;
add cas t 132 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 7 r e , 33) ;
add cas t 133 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 8 r e , 33) ;
add temp 66 <= r e s i z e ( add cast 132 , 34) + r e s i z e ( add cast 133 , 34) ;
sumvector1 re (33) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 66 (33) =
’0 ’ AND add temp 66 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 66 (33) = ’1 ’ AND
add temp 66 (32) /= ’1 ’
ELSE ( add temp 66 (32 DOWNTO 0) ) ;
add cas t 134 <= r e s i z e ( p roduc t p ipe l i n e phase0 7 im , 33) ;
add cas t 135 <= r e s i z e ( p roduc t p ipe l i n e phase0 8 im , 33) ;
add temp 67 <= r e s i z e ( add cast 134 , 34) + r e s i z e ( add cast 135 , 34) ;
sumvector1 im (33) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 67 (33) =
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’ 0 ’ AND add temp 67 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 67 (33) = ’1 ’ AND
add temp 67 (32) /= ’1 ’
ELSE ( add temp 67 (32 DOWNTO 0) ) ;
add cas t 136 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 9 r e , 33) ;
add cas t 137 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 0 r e , 33) ;
add temp 68 <= r e s i z e ( add cast 136 , 34) + r e s i z e ( add cast 137 , 34) ;
sumvector1 re (34) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 68 (33) =
’0 ’ AND add temp 68 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 68 (33) = ’1 ’ AND
add temp 68 (32) /= ’1 ’
ELSE ( add temp 68 (32 DOWNTO 0) ) ;
add cas t 138 <= r e s i z e ( p roduc t p ipe l i n e phase0 9 im , 33) ;
add cas t 139 <= r e s i z e ( p roduc t p ipe l i n e phase0 10 im , 33) ;
add temp 69 <= r e s i z e ( add cast 138 , 34) + r e s i z e ( add cast 139 , 34) ;
sumvector1 im (34) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 69 (33) =
’0 ’ AND add temp 69 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 69 (33) = ’1 ’ AND
add temp 69 (32) /= ’1 ’
ELSE ( add temp 69 (32 DOWNTO 0) ) ;
add cas t 140 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 1 r e , 33) ;
add cas t 141 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 2 r e , 33) ;
add temp 70 <= r e s i z e ( add cast 140 , 34) + r e s i z e ( add cast 141 , 34) ;
sumvector1 re (35) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 70 (33) =
’0 ’ AND add temp 70 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 70 (33) = ’1 ’ AND
add temp 70 (32) /= ’1 ’
ELSE ( add temp 70 (32 DOWNTO 0) ) ;
add cas t 142 <= r e s i z e ( p roduc t p ipe l i n e phase0 11 im , 33) ;
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add cas t 143 <= r e s i z e ( p roduc t p ipe l i n e phase0 12 im , 33) ;
add temp 71 <= r e s i z e ( add cast 142 , 34) + r e s i z e ( add cast 143 , 34) ;
sumvector1 im (35) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 71 (33) =
’0 ’ AND add temp 71 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 71 (33) = ’1 ’ AND
add temp 71 (32) /= ’1 ’
ELSE ( add temp 71 (32 DOWNTO 0) ) ;
add cas t 144 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 3 r e , 33) ;
add cas t 145 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 4 r e , 33) ;
add temp 72 <= r e s i z e ( add cast 144 , 34) + r e s i z e ( add cast 145 , 34) ;
sumvector1 re (36) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 72 (33) =
’0 ’ AND add temp 72 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 72 (33) = ’1 ’ AND
add temp 72 (32) /= ’1 ’
ELSE ( add temp 72 (32 DOWNTO 0) ) ;
add cas t 146 <= r e s i z e ( p roduc t p ipe l i n e phase0 13 im , 33) ;
add cas t 147 <= r e s i z e ( p roduc t p ipe l i n e phase0 14 im , 33) ;
add temp 73 <= r e s i z e ( add cast 146 , 34) + r e s i z e ( add cast 147 , 34) ;
sumvector1 im (36) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 73 (33) =
’0 ’ AND add temp 73 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 73 (33) = ’1 ’ AND
add temp 73 (32) /= ’1 ’
ELSE ( add temp 73 (32 DOWNTO 0) ) ;
add cas t 148 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 5 r e , 33) ;
add cas t 149 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 6 r e , 33) ;
add temp 74 <= r e s i z e ( add cast 148 , 34) + r e s i z e ( add cast 149 , 34) ;
sumvector1 re (37) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 74 (33) =
’0 ’ AND add temp 74 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 74 (33) = ’1 ’ AND
add temp 74 (32) /= ’1 ’
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ELSE ( add temp 74 (32 DOWNTO 0) ) ;
add cas t 150 <= r e s i z e ( p roduc t p ipe l i n e phase0 15 im , 33) ;
add cas t 151 <= r e s i z e ( p roduc t p ipe l i n e phase0 16 im , 33) ;
add temp 75 <= r e s i z e ( add cast 150 , 34) + r e s i z e ( add cast 151 , 34) ;
sumvector1 im (37) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 75 (33) =
’0 ’ AND add temp 75 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 75 (33) = ’1 ’ AND
add temp 75 (32) /= ’1 ’
ELSE ( add temp 75 (32 DOWNTO 0) ) ;
add cas t 152 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 7 r e , 33) ;
add cas t 153 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 8 r e , 33) ;
add temp 76 <= r e s i z e ( add cast 152 , 34) + r e s i z e ( add cast 153 , 34) ;
sumvector1 re (38) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 76 (33) =
’0 ’ AND add temp 76 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 76 (33) = ’1 ’ AND
add temp 76 (32) /= ’1 ’
ELSE ( add temp 76 (32 DOWNTO 0) ) ;
add cas t 154 <= r e s i z e ( p roduc t p ipe l i n e phase0 17 im , 33) ;
add cas t 155 <= r e s i z e ( p roduc t p ipe l i n e phase0 18 im , 33) ;
add temp 77 <= r e s i z e ( add cast 154 , 34) + r e s i z e ( add cast 155 , 34) ;
sumvector1 im (38) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 77 (33) =
’0 ’ AND add temp 77 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 77 (33) = ’1 ’ AND
add temp 77 (32) /= ’1 ’
ELSE ( add temp 77 (32 DOWNTO 0) ) ;
add cas t 156 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 1 9 r e , 33) ;
add cas t 157 <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 2 0 r e , 33) ;
add temp 78 <= r e s i z e ( add cast 156 , 34) + r e s i z e ( add cast 157 , 34) ;
sumvector1 re (39) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 78 (33) =
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’ 0 ’ AND add temp 78 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 78 (33) = ’1 ’ AND
add temp 78 (32) /= ’1 ’
ELSE ( add temp 78 (32 DOWNTO 0) ) ;
add cas t 158 <= r e s i z e ( p roduc t p ipe l i n e phase0 19 im , 33) ;
add cas t 159 <= r e s i z e ( p roduc t p ipe l i n e phase0 20 im , 33) ;
add temp 79 <= r e s i z e ( add cast 158 , 34) + r e s i z e ( add cast 159 , 34) ;
sumvector1 im (39) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 79 (33) =
’0 ’ AND add temp 79 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 79 (33) = ’1 ’ AND
add temp 79 (32) /= ’1 ’
ELSE ( add temp 79 (32 DOWNTO 0) ) ;
sumvector1 re (40) <= r e s i z e ( p r o d u c t p i p e l i n e p h a s e 0 2 1 r e , 33) ;
sumvector1 im (40) <= r e s i z e ( p roduc t p ipe l i n e phase0 21 im , 33) ;
s u m d e l a y p i p e l i n e p r o c e s s 1 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 1 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine1 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 1 r e (0 TO 40) <= sumvector1 re (0 TO 40) ;
sumde lay p ipe l ine1 im (0 TO 40) <= sumvector1 im (0 TO 40) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 1 ;
add cas t 160 <= s u m d e l a y p i p e l i n e 1 r e (0 ) ;
add cas t 161 <= s u m d e l a y p i p e l i n e 1 r e (1 ) ;
add temp 80 <= r e s i z e ( add cast 160 , 34) + r e s i z e ( add cast 161 , 34) ;
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sumvector2 re (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 80 (33) =
’0 ’ AND add temp 80 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 80 (33) = ’1 ’ AND
add temp 80 (32) /= ’1 ’
ELSE ( add temp 80 (32 DOWNTO 0) ) ;
add cas t 162 <= sumde lay p ipe l ine1 im (0) ;
add cas t 163 <= sumde lay p ipe l ine1 im (1) ;
add temp 81 <= r e s i z e ( add cast 162 , 34) + r e s i z e ( add cast 163 , 34) ;
sumvector2 im (0) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 81 (33) =
’0 ’ AND add temp 81 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 81 (33) = ’1 ’ AND
add temp 81 (32) /= ’1 ’
ELSE ( add temp 81 (32 DOWNTO 0) ) ;
add cas t 164 <= s u m d e l a y p i p e l i n e 1 r e (2 ) ;
add cas t 165 <= s u m d e l a y p i p e l i n e 1 r e (3 ) ;
add temp 82 <= r e s i z e ( add cast 164 , 34) + r e s i z e ( add cast 165 , 34) ;
sumvector2 re (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 82 (33) =
’0 ’ AND add temp 82 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 82 (33) = ’1 ’ AND
add temp 82 (32) /= ’1 ’
ELSE ( add temp 82 (32 DOWNTO 0) ) ;
add cas t 166 <= sumde lay p ipe l ine1 im (2) ;
add cas t 167 <= sumde lay p ipe l ine1 im (3) ;
add temp 83 <= r e s i z e ( add cast 166 , 34) + r e s i z e ( add cast 167 , 34) ;
sumvector2 im (1) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 83 (33) =
’0 ’ AND add temp 83 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 83 (33) = ’1 ’ AND
add temp 83 (32) /= ’1 ’
ELSE ( add temp 83 (32 DOWNTO 0) ) ;
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add cas t 168 <= s u m d e l a y p i p e l i n e 1 r e (4 ) ;
add cas t 169 <= s u m d e l a y p i p e l i n e 1 r e (5 ) ;
add temp 84 <= r e s i z e ( add cast 168 , 34) + r e s i z e ( add cast 169 , 34) ;
sumvector2 re (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 84 (33) =
’0 ’ AND add temp 84 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 84 (33) = ’1 ’ AND
add temp 84 (32) /= ’1 ’
ELSE ( add temp 84 (32 DOWNTO 0) ) ;
add cas t 170 <= sumde lay p ipe l ine1 im (4) ;
add cas t 171 <= sumde lay p ipe l ine1 im (5) ;
add temp 85 <= r e s i z e ( add cast 170 , 34) + r e s i z e ( add cast 171 , 34) ;
sumvector2 im (2) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 85 (33) =
’0 ’ AND add temp 85 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 85 (33) = ’1 ’ AND
add temp 85 (32) /= ’1 ’
ELSE ( add temp 85 (32 DOWNTO 0) ) ;
add cas t 172 <= s u m d e l a y p i p e l i n e 1 r e (6 ) ;
add cas t 173 <= s u m d e l a y p i p e l i n e 1 r e (7 ) ;
add temp 86 <= r e s i z e ( add cast 172 , 34) + r e s i z e ( add cast 173 , 34) ;
sumvector2 re (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 86 (33) =
’0 ’ AND add temp 86 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 86 (33) = ’1 ’ AND
add temp 86 (32) /= ’1 ’
ELSE ( add temp 86 (32 DOWNTO 0) ) ;
add cas t 174 <= sumde lay p ipe l ine1 im (6) ;
add cas t 175 <= sumde lay p ipe l ine1 im (7) ;
add temp 87 <= r e s i z e ( add cast 174 , 34) + r e s i z e ( add cast 175 , 34) ;
sumvector2 im (3) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 87 (33) =
’0 ’ AND add temp 87 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 87 (33) = ’1 ’ AND
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add temp 87 (32) /= ’1 ’
ELSE ( add temp 87 (32 DOWNTO 0) ) ;
add cas t 176 <= s u m d e l a y p i p e l i n e 1 r e (8 ) ;
add cas t 177 <= s u m d e l a y p i p e l i n e 1 r e (9 ) ;
add temp 88 <= r e s i z e ( add cast 176 , 34) + r e s i z e ( add cast 177 , 34) ;
sumvector2 re (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 88 (33) =
’0 ’ AND add temp 88 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 88 (33) = ’1 ’ AND
add temp 88 (32) /= ’1 ’
ELSE ( add temp 88 (32 DOWNTO 0) ) ;
add cas t 178 <= sumde lay p ipe l ine1 im (8) ;
add cas t 179 <= sumde lay p ipe l ine1 im (9) ;
add temp 89 <= r e s i z e ( add cast 178 , 34) + r e s i z e ( add cast 179 , 34) ;
sumvector2 im (4) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 89 (33) =
’0 ’ AND add temp 89 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 89 (33) = ’1 ’ AND
add temp 89 (32) /= ’1 ’
ELSE ( add temp 89 (32 DOWNTO 0) ) ;
add cas t 180 <= s u m d e l a y p i p e l i n e 1 r e (10) ;
add cas t 181 <= s u m d e l a y p i p e l i n e 1 r e (11) ;
add temp 90 <= r e s i z e ( add cast 180 , 34) + r e s i z e ( add cast 181 , 34) ;
sumvector2 re (5 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 90 (33) =
’0 ’ AND add temp 90 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 90 (33) = ’1 ’ AND
add temp 90 (32) /= ’1 ’
ELSE ( add temp 90 (32 DOWNTO 0) ) ;
add cas t 182 <= sumde lay p ipe l ine1 im (10) ;
add cas t 183 <= sumde lay p ipe l ine1 im (11) ;
add temp 91 <= r e s i z e ( add cast 182 , 34) + r e s i z e ( add cast 183 , 34) ;
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sumvector2 im (5) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 91 (33) =
’0 ’ AND add temp 91 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 91 (33) = ’1 ’ AND
add temp 91 (32) /= ’1 ’
ELSE ( add temp 91 (32 DOWNTO 0) ) ;
add cas t 184 <= s u m d e l a y p i p e l i n e 1 r e (12) ;
add cas t 185 <= s u m d e l a y p i p e l i n e 1 r e (13) ;
add temp 92 <= r e s i z e ( add cast 184 , 34) + r e s i z e ( add cast 185 , 34) ;
sumvector2 re (6 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 92 (33) =
’0 ’ AND add temp 92 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 92 (33) = ’1 ’ AND
add temp 92 (32) /= ’1 ’
ELSE ( add temp 92 (32 DOWNTO 0) ) ;
add cas t 186 <= sumde lay p ipe l ine1 im (12) ;
add cas t 187 <= sumde lay p ipe l ine1 im (13) ;
add temp 93 <= r e s i z e ( add cast 186 , 34) + r e s i z e ( add cast 187 , 34) ;
sumvector2 im (6) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 93 (33) =
’0 ’ AND add temp 93 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 93 (33) = ’1 ’ AND
add temp 93 (32) /= ’1 ’
ELSE ( add temp 93 (32 DOWNTO 0) ) ;
add cas t 188 <= s u m d e l a y p i p e l i n e 1 r e (14) ;
add cas t 189 <= s u m d e l a y p i p e l i n e 1 r e (15) ;
add temp 94 <= r e s i z e ( add cast 188 , 34) + r e s i z e ( add cast 189 , 34) ;
sumvector2 re (7 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 94 (33) =
’0 ’ AND add temp 94 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 94 (33) = ’1 ’ AND
add temp 94 (32) /= ’1 ’
ELSE ( add temp 94 (32 DOWNTO 0) ) ;
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add cas t 190 <= sumde lay p ipe l ine1 im (14) ;
add cas t 191 <= sumde lay p ipe l ine1 im (15) ;
add temp 95 <= r e s i z e ( add cast 190 , 34) + r e s i z e ( add cast 191 , 34) ;
sumvector2 im (7) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 95 (33) =
’0 ’ AND add temp 95 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 95 (33) = ’1 ’ AND
add temp 95 (32) /= ’1 ’
ELSE ( add temp 95 (32 DOWNTO 0) ) ;
add cas t 192 <= s u m d e l a y p i p e l i n e 1 r e (16) ;
add cas t 193 <= s u m d e l a y p i p e l i n e 1 r e (17) ;
add temp 96 <= r e s i z e ( add cast 192 , 34) + r e s i z e ( add cast 193 , 34) ;
sumvector2 re (8 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 96 (33) =
’0 ’ AND add temp 96 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 96 (33) = ’1 ’ AND
add temp 96 (32) /= ’1 ’
ELSE ( add temp 96 (32 DOWNTO 0) ) ;
add cas t 194 <= sumde lay p ipe l ine1 im (16) ;
add cas t 195 <= sumde lay p ipe l ine1 im (17) ;
add temp 97 <= r e s i z e ( add cast 194 , 34) + r e s i z e ( add cast 195 , 34) ;
sumvector2 im (8) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 97 (33) =
’0 ’ AND add temp 97 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 97 (33) = ’1 ’ AND
add temp 97 (32) /= ’1 ’
ELSE ( add temp 97 (32 DOWNTO 0) ) ;
add cas t 196 <= s u m d e l a y p i p e l i n e 1 r e (18) ;
add cas t 197 <= s u m d e l a y p i p e l i n e 1 r e (19) ;
add temp 98 <= r e s i z e ( add cast 196 , 34) + r e s i z e ( add cast 197 , 34) ;
sumvector2 re (9 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 98 (33) =
’0 ’ AND add temp 98 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 98 (33) = ’1 ’ AND
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add temp 98 (32) /= ’1 ’
ELSE ( add temp 98 (32 DOWNTO 0) ) ;
add cas t 198 <= sumde lay p ipe l ine1 im (18) ;
add cas t 199 <= sumde lay p ipe l ine1 im (19) ;
add temp 99 <= r e s i z e ( add cast 198 , 34) + r e s i z e ( add cast 199 , 34) ;
sumvector2 im (9) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 99 (33) =
’0 ’ AND add temp 99 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 99 (33) = ’1 ’ AND
add temp 99 (32) /= ’1 ’
ELSE ( add temp 99 (32 DOWNTO 0) ) ;
add cas t 200 <= s u m d e l a y p i p e l i n e 1 r e (20) ;
add cas t 201 <= s u m d e l a y p i p e l i n e 1 r e (21) ;
add temp 100 <= r e s i z e ( add cast 200 , 34) + r e s i z e ( add cast 201 , 34) ;
sumvector2 re (10) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 100 (33)
= ’0 ’ AND add temp 100 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 100 (33) = ’1 ’ AND
add temp 100 (32) /= ’1 ’
ELSE ( add temp 100 (32 DOWNTO 0) ) ;
add cas t 202 <= sumde lay p ipe l ine1 im (20) ;
add cas t 203 <= sumde lay p ipe l ine1 im (21) ;
add temp 101 <= r e s i z e ( add cast 202 , 34) + r e s i z e ( add cast 203 , 34) ;
sumvector2 im (10) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 101 (33)
= ’0 ’ AND add temp 101 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 101 (33) = ’1 ’ AND
add temp 101 (32) /= ’1 ’
ELSE ( add temp 101 (32 DOWNTO 0) ) ;
add cas t 204 <= s u m d e l a y p i p e l i n e 1 r e (22) ;
add cas t 205 <= s u m d e l a y p i p e l i n e 1 r e (23) ;
add temp 102 <= r e s i z e ( add cast 204 , 34) + r e s i z e ( add cast 205 , 34) ;
321
sumvector2 re (11) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 102 (33)
= ’0 ’ AND add temp 102 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 102 (33) = ’1 ’ AND
add temp 102 (32) /= ’1 ’
ELSE ( add temp 102 (32 DOWNTO 0) ) ;
add cas t 206 <= sumde lay p ipe l ine1 im (22) ;
add cas t 207 <= sumde lay p ipe l ine1 im (23) ;
add temp 103 <= r e s i z e ( add cast 206 , 34) + r e s i z e ( add cast 207 , 34) ;
sumvector2 im (11) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 103 (33)
= ’0 ’ AND add temp 103 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 103 (33) = ’1 ’ AND
add temp 103 (32) /= ’1 ’
ELSE ( add temp 103 (32 DOWNTO 0) ) ;
add cas t 208 <= s u m d e l a y p i p e l i n e 1 r e (24) ;
add cas t 209 <= s u m d e l a y p i p e l i n e 1 r e (25) ;
add temp 104 <= r e s i z e ( add cast 208 , 34) + r e s i z e ( add cast 209 , 34) ;
sumvector2 re (12) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 104 (33)
= ’0 ’ AND add temp 104 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 104 (33) = ’1 ’ AND
add temp 104 (32) /= ’1 ’
ELSE ( add temp 104 (32 DOWNTO 0) ) ;
add cas t 210 <= sumde lay p ipe l ine1 im (24) ;
add cas t 211 <= sumde lay p ipe l ine1 im (25) ;
add temp 105 <= r e s i z e ( add cast 210 , 34) + r e s i z e ( add cast 211 , 34) ;
sumvector2 im (12) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 105 (33)
= ’0 ’ AND add temp 105 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 105 (33) = ’1 ’ AND
add temp 105 (32) /= ’1 ’
ELSE ( add temp 105 (32 DOWNTO 0) ) ;
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add cas t 212 <= s u m d e l a y p i p e l i n e 1 r e (26) ;
add cas t 213 <= s u m d e l a y p i p e l i n e 1 r e (27) ;
add temp 106 <= r e s i z e ( add cast 212 , 34) + r e s i z e ( add cast 213 , 34) ;
sumvector2 re (13) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 106 (33)
= ’0 ’ AND add temp 106 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 106 (33) = ’1 ’ AND
add temp 106 (32) /= ’1 ’
ELSE ( add temp 106 (32 DOWNTO 0) ) ;
add cas t 214 <= sumde lay p ipe l ine1 im (26) ;
add cas t 215 <= sumde lay p ipe l ine1 im (27) ;
add temp 107 <= r e s i z e ( add cast 214 , 34) + r e s i z e ( add cast 215 , 34) ;
sumvector2 im (13) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 107 (33)
= ’0 ’ AND add temp 107 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 107 (33) = ’1 ’ AND
add temp 107 (32) /= ’1 ’
ELSE ( add temp 107 (32 DOWNTO 0) ) ;
add cas t 216 <= s u m d e l a y p i p e l i n e 1 r e (28) ;
add cas t 217 <= s u m d e l a y p i p e l i n e 1 r e (29) ;
add temp 108 <= r e s i z e ( add cast 216 , 34) + r e s i z e ( add cast 217 , 34) ;
sumvector2 re (14) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 108 (33)
= ’0 ’ AND add temp 108 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 108 (33) = ’1 ’ AND
add temp 108 (32) /= ’1 ’
ELSE ( add temp 108 (32 DOWNTO 0) ) ;
add cas t 218 <= sumde lay p ipe l ine1 im (28) ;
add cas t 219 <= sumde lay p ipe l ine1 im (29) ;
add temp 109 <= r e s i z e ( add cast 218 , 34) + r e s i z e ( add cast 219 , 34) ;
sumvector2 im (14) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 109 (33)
= ’0 ’ AND add temp 109 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 109 (33) = ’1 ’ AND
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add temp 109 (32) /= ’1 ’
ELSE ( add temp 109 (32 DOWNTO 0) ) ;
add cas t 220 <= s u m d e l a y p i p e l i n e 1 r e (30) ;
add cas t 221 <= s u m d e l a y p i p e l i n e 1 r e (31) ;
add temp 110 <= r e s i z e ( add cast 220 , 34) + r e s i z e ( add cast 221 , 34) ;
sumvector2 re (15) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 110 (33)
= ’0 ’ AND add temp 110 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 110 (33) = ’1 ’ AND
add temp 110 (32) /= ’1 ’
ELSE ( add temp 110 (32 DOWNTO 0) ) ;
add cas t 222 <= sumde lay p ipe l ine1 im (30) ;
add cas t 223 <= sumde lay p ipe l ine1 im (31) ;
add temp 111 <= r e s i z e ( add cast 222 , 34) + r e s i z e ( add cast 223 , 34) ;
sumvector2 im (15) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 111 (33)
= ’0 ’ AND add temp 111 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 111 (33) = ’1 ’ AND
add temp 111 (32) /= ’1 ’
ELSE ( add temp 111 (32 DOWNTO 0) ) ;
add cas t 224 <= s u m d e l a y p i p e l i n e 1 r e (32) ;
add cas t 225 <= s u m d e l a y p i p e l i n e 1 r e (33) ;
add temp 112 <= r e s i z e ( add cast 224 , 34) + r e s i z e ( add cast 225 , 34) ;
sumvector2 re (16) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 112 (33)
= ’0 ’ AND add temp 112 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 112 (33) = ’1 ’ AND
add temp 112 (32) /= ’1 ’
ELSE ( add temp 112 (32 DOWNTO 0) ) ;
add cas t 226 <= sumde lay p ipe l ine1 im (32) ;
add cas t 227 <= sumde lay p ipe l ine1 im (33) ;
add temp 113 <= r e s i z e ( add cast 226 , 34) + r e s i z e ( add cast 227 , 34) ;
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sumvector2 im (16) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 113 (33)
= ’0 ’ AND add temp 113 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 113 (33) = ’1 ’ AND
add temp 113 (32) /= ’1 ’
ELSE ( add temp 113 (32 DOWNTO 0) ) ;
add cas t 228 <= s u m d e l a y p i p e l i n e 1 r e (34) ;
add cas t 229 <= s u m d e l a y p i p e l i n e 1 r e (35) ;
add temp 114 <= r e s i z e ( add cast 228 , 34) + r e s i z e ( add cast 229 , 34) ;
sumvector2 re (17) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 114 (33)
= ’0 ’ AND add temp 114 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 114 (33) = ’1 ’ AND
add temp 114 (32) /= ’1 ’
ELSE ( add temp 114 (32 DOWNTO 0) ) ;
add cas t 230 <= sumde lay p ipe l ine1 im (34) ;
add cas t 231 <= sumde lay p ipe l ine1 im (35) ;
add temp 115 <= r e s i z e ( add cast 230 , 34) + r e s i z e ( add cast 231 , 34) ;
sumvector2 im (17) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 115 (33)
= ’0 ’ AND add temp 115 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 115 (33) = ’1 ’ AND
add temp 115 (32) /= ’1 ’
ELSE ( add temp 115 (32 DOWNTO 0) ) ;
add cas t 232 <= s u m d e l a y p i p e l i n e 1 r e (36) ;
add cas t 233 <= s u m d e l a y p i p e l i n e 1 r e (37) ;
add temp 116 <= r e s i z e ( add cast 232 , 34) + r e s i z e ( add cast 233 , 34) ;
sumvector2 re (18) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 116 (33)
= ’0 ’ AND add temp 116 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 116 (33) = ’1 ’ AND
add temp 116 (32) /= ’1 ’
ELSE ( add temp 116 (32 DOWNTO 0) ) ;
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add cas t 234 <= sumde lay p ipe l ine1 im (36) ;
add cas t 235 <= sumde lay p ipe l ine1 im (37) ;
add temp 117 <= r e s i z e ( add cast 234 , 34) + r e s i z e ( add cast 235 , 34) ;
sumvector2 im (18) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 117 (33)
= ’0 ’ AND add temp 117 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 117 (33) = ’1 ’ AND
add temp 117 (32) /= ’1 ’
ELSE ( add temp 117 (32 DOWNTO 0) ) ;
add cas t 236 <= s u m d e l a y p i p e l i n e 1 r e (38) ;
add cas t 237 <= s u m d e l a y p i p e l i n e 1 r e (39) ;
add temp 118 <= r e s i z e ( add cast 236 , 34) + r e s i z e ( add cast 237 , 34) ;
sumvector2 re (19) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 118 (33)
= ’0 ’ AND add temp 118 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 118 (33) = ’1 ’ AND
add temp 118 (32) /= ’1 ’
ELSE ( add temp 118 (32 DOWNTO 0) ) ;
add cas t 238 <= sumde lay p ipe l ine1 im (38) ;
add cas t 239 <= sumde lay p ipe l ine1 im (39) ;
add temp 119 <= r e s i z e ( add cast 238 , 34) + r e s i z e ( add cast 239 , 34) ;
sumvector2 im (19) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 119 (33)
= ’0 ’ AND add temp 119 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 119 (33) = ’1 ’ AND
add temp 119 (32) /= ’1 ’
ELSE ( add temp 119 (32 DOWNTO 0) ) ;
sumvector2 re (20) <= s u m d e l a y p i p e l i n e 1 r e (40) ;
sumvector2 im (20) <= sumde lay p ipe l ine1 im (40) ;
s u m d e l a y p i p e l i n e p r o c e s s 2 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
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s u m d e l a y p i p e l i n e 2 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine2 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 2 r e (0 TO 20) <= sumvector2 re (0 TO 20) ;
sumde lay p ipe l ine2 im (0 TO 20) <= sumvector2 im (0 TO 20) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 2 ;
add cas t 240 <= s u m d e l a y p i p e l i n e 2 r e (0 ) ;
add cas t 241 <= s u m d e l a y p i p e l i n e 2 r e (1 ) ;
add temp 120 <= r e s i z e ( add cast 240 , 34) + r e s i z e ( add cast 241 , 34) ;
sumvector3 re (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 120 (33) =
’0 ’ AND add temp 120 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 120 (33) = ’1 ’ AND
add temp 120 (32) /= ’1 ’
ELSE ( add temp 120 (32 DOWNTO 0) ) ;
add cas t 242 <= sumde lay p ipe l ine2 im (0) ;
add cas t 243 <= sumde lay p ipe l ine2 im (1) ;
add temp 121 <= r e s i z e ( add cast 242 , 34) + r e s i z e ( add cast 243 , 34) ;
sumvector3 im (0) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 121 (33) =
’0 ’ AND add temp 121 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 121 (33) = ’1 ’ AND
add temp 121 (32) /= ’1 ’
ELSE ( add temp 121 (32 DOWNTO 0) ) ;
add cas t 244 <= s u m d e l a y p i p e l i n e 2 r e (2 ) ;
add cas t 245 <= s u m d e l a y p i p e l i n e 2 r e (3 ) ;
add temp 122 <= r e s i z e ( add cast 244 , 34) + r e s i z e ( add cast 245 , 34) ;
sumvector3 re (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 122 (33) =
’0 ’ AND add temp 122 (32) /= ’0 ’
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ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 122 (33) = ’1 ’ AND
add temp 122 (32) /= ’1 ’
ELSE ( add temp 122 (32 DOWNTO 0) ) ;
add cas t 246 <= sumde lay p ipe l ine2 im (2) ;
add cas t 247 <= sumde lay p ipe l ine2 im (3) ;
add temp 123 <= r e s i z e ( add cast 246 , 34) + r e s i z e ( add cast 247 , 34) ;
sumvector3 im (1) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 123 (33) =
’0 ’ AND add temp 123 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 123 (33) = ’1 ’ AND
add temp 123 (32) /= ’1 ’
ELSE ( add temp 123 (32 DOWNTO 0) ) ;
add cas t 248 <= s u m d e l a y p i p e l i n e 2 r e (4 ) ;
add cas t 249 <= s u m d e l a y p i p e l i n e 2 r e (5 ) ;
add temp 124 <= r e s i z e ( add cast 248 , 34) + r e s i z e ( add cast 249 , 34) ;
sumvector3 re (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 124 (33) =
’0 ’ AND add temp 124 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 124 (33) = ’1 ’ AND
add temp 124 (32) /= ’1 ’
ELSE ( add temp 124 (32 DOWNTO 0) ) ;
add cas t 250 <= sumde lay p ipe l ine2 im (4) ;
add cas t 251 <= sumde lay p ipe l ine2 im (5) ;
add temp 125 <= r e s i z e ( add cast 250 , 34) + r e s i z e ( add cast 251 , 34) ;
sumvector3 im (2) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 125 (33) =
’0 ’ AND add temp 125 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 125 (33) = ’1 ’ AND
add temp 125 (32) /= ’1 ’
ELSE ( add temp 125 (32 DOWNTO 0) ) ;
add cas t 252 <= s u m d e l a y p i p e l i n e 2 r e (6 ) ;
add cas t 253 <= s u m d e l a y p i p e l i n e 2 r e (7 ) ;
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add temp 126 <= r e s i z e ( add cast 252 , 34) + r e s i z e ( add cast 253 , 34) ;
sumvector3 re (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 126 (33) =
’0 ’ AND add temp 126 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 126 (33) = ’1 ’ AND
add temp 126 (32) /= ’1 ’
ELSE ( add temp 126 (32 DOWNTO 0) ) ;
add cas t 254 <= sumde lay p ipe l ine2 im (6) ;
add cas t 255 <= sumde lay p ipe l ine2 im (7) ;
add temp 127 <= r e s i z e ( add cast 254 , 34) + r e s i z e ( add cast 255 , 34) ;
sumvector3 im (3) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 127 (33) =
’0 ’ AND add temp 127 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 127 (33) = ’1 ’ AND
add temp 127 (32) /= ’1 ’
ELSE ( add temp 127 (32 DOWNTO 0) ) ;
add cas t 256 <= s u m d e l a y p i p e l i n e 2 r e (8 ) ;
add cas t 257 <= s u m d e l a y p i p e l i n e 2 r e (9 ) ;
add temp 128 <= r e s i z e ( add cast 256 , 34) + r e s i z e ( add cast 257 , 34) ;
sumvector3 re (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 128 (33) =
’0 ’ AND add temp 128 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 128 (33) = ’1 ’ AND
add temp 128 (32) /= ’1 ’
ELSE ( add temp 128 (32 DOWNTO 0) ) ;
add cas t 258 <= sumde lay p ipe l ine2 im (8) ;
add cas t 259 <= sumde lay p ipe l ine2 im (9) ;
add temp 129 <= r e s i z e ( add cast 258 , 34) + r e s i z e ( add cast 259 , 34) ;
sumvector3 im (4) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 129 (33) =
’0 ’ AND add temp 129 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 129 (33) = ’1 ’ AND
add temp 129 (32) /= ’1 ’
ELSE ( add temp 129 (32 DOWNTO 0) ) ;
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add cas t 260 <= s u m d e l a y p i p e l i n e 2 r e (10) ;
add cas t 261 <= s u m d e l a y p i p e l i n e 2 r e (11) ;
add temp 130 <= r e s i z e ( add cast 260 , 34) + r e s i z e ( add cast 261 , 34) ;
sumvector3 re (5 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 130 (33) =
’0 ’ AND add temp 130 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 130 (33) = ’1 ’ AND
add temp 130 (32) /= ’1 ’
ELSE ( add temp 130 (32 DOWNTO 0) ) ;
add cas t 262 <= sumde lay p ipe l ine2 im (10) ;
add cas t 263 <= sumde lay p ipe l ine2 im (11) ;
add temp 131 <= r e s i z e ( add cast 262 , 34) + r e s i z e ( add cast 263 , 34) ;
sumvector3 im (5) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 131 (33) =
’0 ’ AND add temp 131 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 131 (33) = ’1 ’ AND
add temp 131 (32) /= ’1 ’
ELSE ( add temp 131 (32 DOWNTO 0) ) ;
add cas t 264 <= s u m d e l a y p i p e l i n e 2 r e (12) ;
add cas t 265 <= s u m d e l a y p i p e l i n e 2 r e (13) ;
add temp 132 <= r e s i z e ( add cast 264 , 34) + r e s i z e ( add cast 265 , 34) ;
sumvector3 re (6 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 132 (33) =
’0 ’ AND add temp 132 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 132 (33) = ’1 ’ AND
add temp 132 (32) /= ’1 ’
ELSE ( add temp 132 (32 DOWNTO 0) ) ;
add cas t 266 <= sumde lay p ipe l ine2 im (12) ;
add cas t 267 <= sumde lay p ipe l ine2 im (13) ;
add temp 133 <= r e s i z e ( add cast 266 , 34) + r e s i z e ( add cast 267 , 34) ;
sumvector3 im (6) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 133 (33) =
’0 ’ AND add temp 133 (32) /= ’0 ’
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ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 133 (33) = ’1 ’ AND
add temp 133 (32) /= ’1 ’
ELSE ( add temp 133 (32 DOWNTO 0) ) ;
add cas t 268 <= s u m d e l a y p i p e l i n e 2 r e (14) ;
add cas t 269 <= s u m d e l a y p i p e l i n e 2 r e (15) ;
add temp 134 <= r e s i z e ( add cast 268 , 34) + r e s i z e ( add cast 269 , 34) ;
sumvector3 re (7 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 134 (33) =
’0 ’ AND add temp 134 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 134 (33) = ’1 ’ AND
add temp 134 (32) /= ’1 ’
ELSE ( add temp 134 (32 DOWNTO 0) ) ;
add cas t 270 <= sumde lay p ipe l ine2 im (14) ;
add cas t 271 <= sumde lay p ipe l ine2 im (15) ;
add temp 135 <= r e s i z e ( add cast 270 , 34) + r e s i z e ( add cast 271 , 34) ;
sumvector3 im (7) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 135 (33) =
’0 ’ AND add temp 135 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 135 (33) = ’1 ’ AND
add temp 135 (32) /= ’1 ’
ELSE ( add temp 135 (32 DOWNTO 0) ) ;
add cas t 272 <= s u m d e l a y p i p e l i n e 2 r e (16) ;
add cas t 273 <= s u m d e l a y p i p e l i n e 2 r e (17) ;
add temp 136 <= r e s i z e ( add cast 272 , 34) + r e s i z e ( add cast 273 , 34) ;
sumvector3 re (8 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 136 (33) =
’0 ’ AND add temp 136 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 136 (33) = ’1 ’ AND
add temp 136 (32) /= ’1 ’
ELSE ( add temp 136 (32 DOWNTO 0) ) ;
add cas t 274 <= sumde lay p ipe l ine2 im (16) ;
add cas t 275 <= sumde lay p ipe l ine2 im (17) ;
331
add temp 137 <= r e s i z e ( add cast 274 , 34) + r e s i z e ( add cast 275 , 34) ;
sumvector3 im (8) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 137 (33) =
’0 ’ AND add temp 137 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 137 (33) = ’1 ’ AND
add temp 137 (32) /= ’1 ’
ELSE ( add temp 137 (32 DOWNTO 0) ) ;
add cas t 276 <= s u m d e l a y p i p e l i n e 2 r e (18) ;
add cas t 277 <= s u m d e l a y p i p e l i n e 2 r e (19) ;
add temp 138 <= r e s i z e ( add cast 276 , 34) + r e s i z e ( add cast 277 , 34) ;
sumvector3 re (9 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 138 (33) =
’0 ’ AND add temp 138 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 138 (33) = ’1 ’ AND
add temp 138 (32) /= ’1 ’
ELSE ( add temp 138 (32 DOWNTO 0) ) ;
add cas t 278 <= sumde lay p ipe l ine2 im (18) ;
add cas t 279 <= sumde lay p ipe l ine2 im (19) ;
add temp 139 <= r e s i z e ( add cast 278 , 34) + r e s i z e ( add cast 279 , 34) ;
sumvector3 im (9) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 139 (33) =
’0 ’ AND add temp 139 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 139 (33) = ’1 ’ AND
add temp 139 (32) /= ’1 ’
ELSE ( add temp 139 (32 DOWNTO 0) ) ;
sumvector3 re (10) <= s u m d e l a y p i p e l i n e 2 r e (20) ;
sumvector3 im (10) <= sumde lay p ipe l ine2 im (20) ;
s u m d e l a y p i p e l i n e p r o c e s s 3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 3 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine3 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
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ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 3 r e (0 TO 10) <= sumvector3 re (0 TO 10) ;
sumde lay p ipe l ine3 im (0 TO 10) <= sumvector3 im (0 TO 10) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 3 ;
add cas t 280 <= s u m d e l a y p i p e l i n e 3 r e (0 ) ;
add cas t 281 <= s u m d e l a y p i p e l i n e 3 r e (1 ) ;
add temp 140 <= r e s i z e ( add cast 280 , 34) + r e s i z e ( add cast 281 , 34) ;
sumvector4 re (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 140 (33) =
’0 ’ AND add temp 140 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 140 (33) = ’1 ’ AND
add temp 140 (32) /= ’1 ’
ELSE ( add temp 140 (32 DOWNTO 0) ) ;
add cas t 282 <= sumde lay p ipe l ine3 im (0) ;
add cas t 283 <= sumde lay p ipe l ine3 im (1) ;
add temp 141 <= r e s i z e ( add cast 282 , 34) + r e s i z e ( add cast 283 , 34) ;
sumvector4 im (0) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 141 (33) =
’0 ’ AND add temp 141 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 141 (33) = ’1 ’ AND
add temp 141 (32) /= ’1 ’
ELSE ( add temp 141 (32 DOWNTO 0) ) ;
add cas t 284 <= s u m d e l a y p i p e l i n e 3 r e (2 ) ;
add cas t 285 <= s u m d e l a y p i p e l i n e 3 r e (3 ) ;
add temp 142 <= r e s i z e ( add cast 284 , 34) + r e s i z e ( add cast 285 , 34) ;
sumvector4 re (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 142 (33) =
’0 ’ AND add temp 142 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 142 (33) = ’1 ’ AND
add temp 142 (32) /= ’1 ’
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ELSE ( add temp 142 (32 DOWNTO 0) ) ;
add cas t 286 <= sumde lay p ipe l ine3 im (2) ;
add cas t 287 <= sumde lay p ipe l ine3 im (3) ;
add temp 143 <= r e s i z e ( add cast 286 , 34) + r e s i z e ( add cast 287 , 34) ;
sumvector4 im (1) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 143 (33) =
’0 ’ AND add temp 143 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 143 (33) = ’1 ’ AND
add temp 143 (32) /= ’1 ’
ELSE ( add temp 143 (32 DOWNTO 0) ) ;
add cas t 288 <= s u m d e l a y p i p e l i n e 3 r e (4 ) ;
add cas t 289 <= s u m d e l a y p i p e l i n e 3 r e (5 ) ;
add temp 144 <= r e s i z e ( add cast 288 , 34) + r e s i z e ( add cast 289 , 34) ;
sumvector4 re (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 144 (33) =
’0 ’ AND add temp 144 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 144 (33) = ’1 ’ AND
add temp 144 (32) /= ’1 ’
ELSE ( add temp 144 (32 DOWNTO 0) ) ;
add cas t 290 <= sumde lay p ipe l ine3 im (4) ;
add cas t 291 <= sumde lay p ipe l ine3 im (5) ;
add temp 145 <= r e s i z e ( add cast 290 , 34) + r e s i z e ( add cast 291 , 34) ;
sumvector4 im (2) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 145 (33) =
’0 ’ AND add temp 145 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 145 (33) = ’1 ’ AND
add temp 145 (32) /= ’1 ’
ELSE ( add temp 145 (32 DOWNTO 0) ) ;
add cas t 292 <= s u m d e l a y p i p e l i n e 3 r e (6 ) ;
add cas t 293 <= s u m d e l a y p i p e l i n e 3 r e (7 ) ;
add temp 146 <= r e s i z e ( add cast 292 , 34) + r e s i z e ( add cast 293 , 34) ;
sumvector4 re (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 146 (33) =
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’ 0 ’ AND add temp 146 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 146 (33) = ’1 ’ AND
add temp 146 (32) /= ’1 ’
ELSE ( add temp 146 (32 DOWNTO 0) ) ;
add cas t 294 <= sumde lay p ipe l ine3 im (6) ;
add cas t 295 <= sumde lay p ipe l ine3 im (7) ;
add temp 147 <= r e s i z e ( add cast 294 , 34) + r e s i z e ( add cast 295 , 34) ;
sumvector4 im (3) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 147 (33) =
’0 ’ AND add temp 147 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 147 (33) = ’1 ’ AND
add temp 147 (32) /= ’1 ’
ELSE ( add temp 147 (32 DOWNTO 0) ) ;
add cas t 296 <= s u m d e l a y p i p e l i n e 3 r e (8 ) ;
add cas t 297 <= s u m d e l a y p i p e l i n e 3 r e (9 ) ;
add temp 148 <= r e s i z e ( add cast 296 , 34) + r e s i z e ( add cast 297 , 34) ;
sumvector4 re (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 148 (33) =
’0 ’ AND add temp 148 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 148 (33) = ’1 ’ AND
add temp 148 (32) /= ’1 ’
ELSE ( add temp 148 (32 DOWNTO 0) ) ;
add cas t 298 <= sumde lay p ipe l ine3 im (8) ;
add cas t 299 <= sumde lay p ipe l ine3 im (9) ;
add temp 149 <= r e s i z e ( add cast 298 , 34) + r e s i z e ( add cast 299 , 34) ;
sumvector4 im (4) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 149 (33) =
’0 ’ AND add temp 149 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 149 (33) = ’1 ’ AND
add temp 149 (32) /= ’1 ’
ELSE ( add temp 149 (32 DOWNTO 0) ) ;
sumvector4 re (5 ) <= s u m d e l a y p i p e l i n e 3 r e (10) ;
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sumvector4 im (5) <= sumde lay p ipe l ine3 im (10) ;
s u m d e l a y p i p e l i n e p r o c e s s 4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 4 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine4 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 4 r e (0 TO 5) <= sumvector4 re (0 TO 5) ;
sumde lay p ipe l ine4 im (0 TO 5) <= sumvector4 im (0 TO 5) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 4 ;
add cas t 300 <= s u m d e l a y p i p e l i n e 4 r e (0 ) ;
add cas t 301 <= s u m d e l a y p i p e l i n e 4 r e (1 ) ;
add temp 150 <= r e s i z e ( add cast 300 , 34) + r e s i z e ( add cast 301 , 34) ;
sumvector5 re (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 150 (33) =
’0 ’ AND add temp 150 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 150 (33) = ’1 ’ AND
add temp 150 (32) /= ’1 ’
ELSE ( add temp 150 (32 DOWNTO 0) ) ;
add cas t 302 <= sumde lay p ipe l ine4 im (0) ;
add cas t 303 <= sumde lay p ipe l ine4 im (1) ;
add temp 151 <= r e s i z e ( add cast 302 , 34) + r e s i z e ( add cast 303 , 34) ;
sumvector5 im (0) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 151 (33) =
’0 ’ AND add temp 151 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 151 (33) = ’1 ’ AND
add temp 151 (32) /= ’1 ’
ELSE ( add temp 151 (32 DOWNTO 0) ) ;
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add cas t 304 <= s u m d e l a y p i p e l i n e 4 r e (2 ) ;
add cas t 305 <= s u m d e l a y p i p e l i n e 4 r e (3 ) ;
add temp 152 <= r e s i z e ( add cast 304 , 34) + r e s i z e ( add cast 305 , 34) ;
sumvector5 re (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 152 (33) =
’0 ’ AND add temp 152 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 152 (33) = ’1 ’ AND
add temp 152 (32) /= ’1 ’
ELSE ( add temp 152 (32 DOWNTO 0) ) ;
add cas t 306 <= sumde lay p ipe l ine4 im (2) ;
add cas t 307 <= sumde lay p ipe l ine4 im (3) ;
add temp 153 <= r e s i z e ( add cast 306 , 34) + r e s i z e ( add cast 307 , 34) ;
sumvector5 im (1) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 153 (33) =
’0 ’ AND add temp 153 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 153 (33) = ’1 ’ AND
add temp 153 (32) /= ’1 ’
ELSE ( add temp 153 (32 DOWNTO 0) ) ;
add cas t 308 <= s u m d e l a y p i p e l i n e 4 r e (4 ) ;
add cas t 309 <= s u m d e l a y p i p e l i n e 4 r e (5 ) ;
add temp 154 <= r e s i z e ( add cast 308 , 34) + r e s i z e ( add cast 309 , 34) ;
sumvector5 re (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 154 (33) =
’0 ’ AND add temp 154 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 154 (33) = ’1 ’ AND
add temp 154 (32) /= ’1 ’
ELSE ( add temp 154 (32 DOWNTO 0) ) ;
add cas t 310 <= sumde lay p ipe l ine4 im (4) ;
add cas t 311 <= sumde lay p ipe l ine4 im (5) ;
add temp 155 <= r e s i z e ( add cast 310 , 34) + r e s i z e ( add cast 311 , 34) ;
sumvector5 im (2) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 155 (33) =
’0 ’ AND add temp 155 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 155 (33) = ’1 ’ AND
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add temp 155 (32) /= ’1 ’
ELSE ( add temp 155 (32 DOWNTO 0) ) ;
s u m d e l a y p i p e l i n e p r o c e s s 5 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 5 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine5 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 5 r e (0 TO 2) <= sumvector5 re (0 TO 2) ;
sumde lay p ipe l ine5 im (0 TO 2) <= sumvector5 im (0 TO 2) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 5 ;
add cas t 312 <= s u m d e l a y p i p e l i n e 5 r e (0 ) ;
add cas t 313 <= s u m d e l a y p i p e l i n e 5 r e (1 ) ;
add temp 156 <= r e s i z e ( add cast 312 , 34) + r e s i z e ( add cast 313 , 34) ;
sumvector6 re (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 156 (33) =
’0 ’ AND add temp 156 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 156 (33) = ’1 ’ AND
add temp 156 (32) /= ’1 ’
ELSE ( add temp 156 (32 DOWNTO 0) ) ;
add cas t 314 <= sumde lay p ipe l ine5 im (0) ;
add cas t 315 <= sumde lay p ipe l ine5 im (1) ;
add temp 157 <= r e s i z e ( add cast 314 , 34) + r e s i z e ( add cast 315 , 34) ;
sumvector6 im (0) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 157 (33) =
’0 ’ AND add temp 157 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 157 (33) = ’1 ’ AND
add temp 157 (32) /= ’1 ’
ELSE ( add temp 157 (32 DOWNTO 0) ) ;
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sumvector6 re (1 ) <= s u m d e l a y p i p e l i n e 5 r e (2 ) ;
sumvector6 im (1) <= sumde lay p ipe l ine5 im (2) ;
s u m d e l a y p i p e l i n e p r o c e s s 6 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
s u m d e l a y p i p e l i n e 6 r e <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
sumde lay p ipe l ine6 im <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
s u m d e l a y p i p e l i n e 6 r e (0 TO 1) <= sumvector6 re (0 TO 1) ;
sumde lay p ipe l ine6 im (0 TO 1) <= sumvector6 im (0 TO 1) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 6 ;
add cas t 316 <= s u m d e l a y p i p e l i n e 6 r e (0 ) ;
add cas t 317 <= s u m d e l a y p i p e l i n e 6 r e (1 ) ;
add temp 158 <= r e s i z e ( add cast 316 , 34) + r e s i z e ( add cast 317 , 34) ;
sum7 re <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 158 (33) = ’0 ’ AND
add temp 158 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 158 (33) = ’1 ’ AND
add temp 158 (32) /= ’1 ’
ELSE ( add temp 158 (32 DOWNTO 0) ) ;
add cas t 318 <= sumde lay p ipe l ine6 im (0) ;
add cas t 319 <= sumde lay p ipe l ine6 im (1) ;
add temp 159 <= r e s i z e ( add cast 318 , 34) + r e s i z e ( add cast 319 , 34) ;
sum7 im <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 159 (33) = ’0 ’ AND
add temp 159 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 159 (33) = ’1 ’ AND
add temp 159 (32) /= ’1 ’
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ELSE ( add temp 159 (32 DOWNTO 0) ) ;
ou tput typeconve r t r e <= (15 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN sum7 re (32) =
’0 ’ AND sum7 re (31) /= ’0 ’
ELSE (15 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN sum7 re (32) = ’1 ’ AND sum7 re
(31) /= ’1 ’
ELSE ( sum7 re (31 DOWNTO 16) ) ;
output typeconvert im <= (15 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN sum7 im (32) =
’0 ’ AND sum7 im (31) /= ’0 ’
ELSE (15 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN sum7 im (32) = ’1 ’ AND sum7 im
(31) /= ’1 ’
ELSE ( sum7 im (31 DOWNTO 16) ) ;
DataHoldReg i s te r proces s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
r e g o u t r e <= (OTHERS => ’ 0 ’ ) ;
regout im <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
r e g o u t r e <= output typeconve r t r e ;
regout im <= output typeconvert im ;
END IF ;
END IF ;
END PROCESS DataHoldReg i s te r proces s ;
muxout re <= output typeconve r t r e WHEN ( phase 0 = ’1 ’ ) ELSE
r e g o u t r e ;
muxout im <= output typeconvert im WHEN ( phase 0 = ’1 ’ ) ELSE
regout im ;
−− Assignment Statements
FIR Decimat ion out re <= s t d l o g i c v e c t o r ( muxout re ) ;
FIR Decimation out im <= s t d l o g i c v e c t o r ( muxout im ) ;
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−− Module : BPSK Demodulator Baseband
−− Source Path : CommSystem/BPSK Demodulator Baseband




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY BPSK Demodulator Baseband IS
PORT( i n 0 r e : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En14
in0 im : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En14
out0 : OUT s t d l o g i c −− u f i x1
) ;
END BPSK Demodulator Baseband ;
ARCHITECTURE r t l OF BPSK Demodulator Baseband IS
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−− Constants
CONSTANT nc : s t d l o g i c v e c t o r (0 TO 7) :=
( ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ ) ; −− u f i x1 [ 8 ]
−− S i g n a l s
SIGNAL i n 0 r e s i g n e d : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL i n0 im s i gned : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL i n p h a s e l t z e r o : s t d l o g i c ;
SIGNAL i n p h a s e e q z e r o : s t d l o g i c ;
SIGNAL quadra ture eq ze ro : s t d l o g i c ;
SIGNAL decisionLUTaddr : unsigned (2 DOWNTO 0) ; −−
u f i x3
SIGNAL hardDec i s ion : s t d l o g i c ; −− u f i x1
BEGIN
i n 0 r e s i g n e d <= signed ( i n 0 r e ) ;
i n p h a s e l t z e r o <= ’1 ’ WHEN i n 0 r e s i g n e d < 0 ELSE
’ 0 ’ ;
i n p h a s e e q z e r o <= ’1 ’ WHEN i n 0 r e s i g n e d = 0 ELSE
’ 0 ’ ;
i n0 im s i gned <= signed ( in0 im ) ;
quadra ture eq ze ro <= ’1 ’ WHEN i n0 im s i gned = 0 ELSE
’ 0 ’ ;
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decisionLUTaddr <= unsigned ’ ( i n p h a s e l t z e r o & i n p h a s e e q z e r o &
quadra ture eq ze ro ) ;
hardDec i s ion <= nc ( t o i n t e g e r ( decisionLUTaddr ) ) ;
out0 <= hardDec i s ion ;
END r t l ;
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−− Rate and Clocking D e t a i l s
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Model base ra t e : 1e−08
−− Target subsystem base ra t e : 1e−08
−−
−−
−− Clock Enable Sample Time
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−




−− Output S igna l Clock Enable Sample Time
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−







−− Module : CommSystem
−− Source Path : CommSystem




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
USE work . CommSystem pkg .ALL;
ENTITY CommSystem IS
PORT( c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
c e out : OUT s t d l o g i c ;
To DataSink : OUT s t d l o g i c −− u f i x1
) ;
END CommSystem ;
ARCHITECTURE r t l OF CommSystem IS
−− Component Dec l a ra t i on s
COMPONENT CommSystem tc
PORT( c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
enb : OUT s t d l o g i c ;
enb 1 1 1 : OUT s t d l o g i c ;
enb 1 4 0 : OUT s t d l o g i c ;




COMPONENT BPSK Modulator Baseband
PORT( bin : IN s t d l o g i c ; −− u f i x1
sym : OUT s t d l o g i c v e c t o r (1
DOWNTO 0) −− u f i x 2
) ;
END COMPONENT;
COMPONENT FIR Inte rpo la t i on
PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n : IN s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− u f i x2
FIR In t e rpo l a t i on out : OUT s t d l o g i c v e c t o r (15




PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
FIR Decimation in : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− u f i x16
FIR Decimation out : OUT s t d l o g i c −− v e c t o r
(15 DOWNTO 0) −− s f ix16 En14
) ;
END COMPONENT;
COMPONENT BPSK Demodulator Baseband
PORT( sym : IN s t d l o g i c ; −− v e c t o r
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(15 DOWNTO 0) ; −− u f i x16
bin : OUT s t d l o g i c −− u f i x1
) ;
END COMPONENT;
−− Component Conf igurat ion Statements
FOR ALL : CommSystem tc
USE ENTITY work . CommSystem tc ( r t l ) ;
FOR ALL : BPSK Modulator Baseband
USE ENTITY work . BPSK Modulator Baseband ( r t l ) ;
FOR ALL : F IR Inte rpo la t i on
USE ENTITY work . F IR Inte rpo la t i on ( r t l ) ;
FOR ALL : FIR Decimation
USE ENTITY work . FIR Decimation ( r t l ) ;
FOR ALL : BPSK Demodulator Baseband
USE ENTITY work . BPSK Demodulator Baseband ( r t l ) ;
−− S i g n a l s
SIGNAL enb 1 4 0 : s t d l o g i c ;
SIGNAL enb 1 1 1 : s t d l o g i c ;
SIGNAL enb 1 4 1 : s t d l o g i c ;
SIGNAL enb : s t d l o g i c ;
SIGNAL PN Sequence Generator out1 : s t d l o g i c ; −− u f i x1
SIGNAL BPSK Modulator Baseband out1 : s t d l o g i c v e c t o r (1 DOWNTO 0)
; −− u f i x2
−− SIGNAL BPSK Modulator Baseband out1 signed : s igned (1 DOWNTO 0) ; −−
s f i x 2
−− SIGNAL BPSK Modulator Baseband out1 1 : s igned (1 DOWNTO 0) ; −−
s f i x 2
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−− SIGNAL BPSK Modulator Baseband out1 2 : s t d l o g i c v e c t o r (1 DOWNTO
0) ; −− u f i x2
SIGNAL FIR Inte rpo l a t i on out1 : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL F I R I n t e r p o l a t i o n o u t 1 s i g n e d : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
−− SIGNAL FIR In t e rpo l a t i on out1 1 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL delayMatch reg : v e c t o r o f s i g n e d 1 6 (0 TO 1) ;
−− s f ix16 En15 [ 2 ]
SIGNAL FIR In t e rpo l a t i on out1 2 : s igned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL FIR In t e rpo l a t i on out1 3 : s t d l o g i c v e c t o r (15 DOWNTO
0) ; −− u f i x16
SIGNAL FIR Decimation out1 : s t d l o g i c ; −− v e c t o r (15
DOWNTO 0) ; −− u f i x16
−− SIGNAL FIR Decimat ion out1 s igned : s igned (15 DOWNTO 0) ; −−
s f ix16 En14
SIGNAL FIR Decimation out1 1 : s t d l o g i c ; −−s igned (15
DOWNTO 0) ; −− s f ix16 En14
SIGNAL BPSK Demodulator Baseband out1 : s t d l o g i c ; −− u f i x1
SIGNAL BPSK Demodulator Baseband out1 1 : s t d l o g i c ; −− u f i x1
SIGNAL pn reg : unsigned (5 DOWNTO 0) ; −−
u f i x6
SIGNAL pn out : s t d l o g i c ;
SIGNAL pn xorout : s t d l o g i c ;
SIGNAL pn newvalue : v e c t o r o f u n s i g n e d 6 (0 TO 1) ;
−− u f i x6 [ 2 ]
SIGNAL p n v a l u e s h i f t e d : unsigned (4 DOWNTO 0) ; −−
uf ix5 E1
BEGIN
u CommSystem tc : CommSystem tc
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PORT MAP( c l k => c lk ,
r e s e t => r e s e t ,
c l k e n a b l e => c l k enab l e ,
enb => enb ,
enb 1 1 1 => enb 1 1 1 ,
enb 1 4 0 => enb 1 4 0 ,
enb 1 4 1 => enb 1 4 1
) ;
−−−−−−−− PN Sequence Generator −−−−−−−−
pn newvalue (0 ) <= pn reg ;
pn xorout <= pn newvalue (0 ) (0 ) XOR pn newvalue (0 ) (1 ) ;
p n v a l u e s h i f t e d <= pn newvalue (0 ) (5 DOWNTO 1) ;
pn newvalue (1 ) <= pn xorout & p n v a l u e s h i f t e d ;
pn out <= pn newvalue (0 ) (0 ) ;
PN generat ion temp process3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
pn reg <= to uns igned (1 , 6) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
pn reg <= pn newvalue (1 ) ;
END IF ;
END IF ;
END PROCESS PN generat ion temp process3 ;
PN Sequence Generator out1 <= pn out ;
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−−−−−−−− BPSK Modulator Baseband −−−−−−−−
u BPSK Modulator Baseband : BPSK Modulator Baseband
PORT MAP( bin => PN Sequence Generator out1 , −− u f i x1
sym => BPSK Modulator Baseband out1 −− u f i x2
) ;
−− BPSK Modulator Baseband out1 signed <= signed (
BPSK Modulator Baseband out1 ) ;
−−
−− F I R I n t e r p o l a t i o n i n p i p e p r o c e s s : PROCESS ( clk , r e s e t )
−− BEGIN
−− IF r e s e t = ’1 ’ THEN
−− BPSK Modulator Baseband out1 1 <= t o s i g n e d (2#00#, 2) ;
−− ELSIF clk ’EVENT AND c lk = ’1 ’ THEN
−− IF enb 1 4 0 = ’1 ’ THEN
−− BPSK Modulator Baseband out1 1 <=
BPSK Modulator Baseband out1 signed ;
−− END IF ;
−− END IF ;
−− END PROCESS F I R I n t e r p o l a t i o n i n p i p e p r o c e s s ;
−−
−−
−− BPSK Modulator Baseband out1 2 <= s t d l o g i c v e c t o r (
BPSK Modulator Baseband out1 1 ) ;
−−−−−−−− FIR I n t e r p o l a t i o n −−−−−−−−
u FIR Inte rpo l a t i on : F IR Inte rpo l a t i on
PORT MAP( c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
F I R I n t e r p o l a t i o n i n => BPSK Modulator Baseband out1 , −−
u f i x2
FIR In t e rpo l a t i on out => FIR Inte rpo l a t i on out1 −−
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s f ix16 En15
) ;
F I R I n t e r p o l a t i o n o u t 1 s i g n e d <= signed ( FIR Inte rpo l a t i on out1 ) ;
−− FIR Dec imat ion in p ipe proce s s : PROCESS ( clk , r e s e t )
−− BEGIN
−− IF r e s e t = ’1 ’ THEN
−− FIR In t e rpo l a t i on out1 1 <= t o s i g n e d (16#0000#, 16) ;
−− ELSIF clk ’EVENT AND c lk = ’1 ’ THEN
−− IF enb = ’1 ’ THEN
−− FIR In t e rpo l a t i on out1 1 <= F I R I n t e r p o l a t i o n o u t 1 s i g n e d ;
−− END IF ;
−− END IF ;
−− END PROCESS FIR Dec imat ion in p ipe proce s s ;
de layMatch process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
delayMatch reg <= (OTHERS => t o s i g n e d (16#0000#, 16) ) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb = ’1 ’ THEN
delayMatch reg (0 ) <= F I R I n t e r p o l a t i o n o u t 1 s i g n e d ;
delayMatch reg (1 ) <= delayMatch reg (0 ) ;
END IF ;
END IF ;
END PROCESS delayMatch process ;
F IR In t e rpo l a t i on out1 2 <= delayMatch reg (1 ) ;




u FIR Decimation : FIR Decimation
PORT MAP( c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
FIR Decimation in => FIR Inte rpo la t i on out1 3 , −− u f i x16
FIR Decimation out => FIR Decimation out1 −− s f ix16 En14
) ;
−− FIR Decimat ion out1 s igned <= signed ( FIR Decimation out1 ) ;
BPSK Demodulator Baseband in pipe process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
FIR Decimation out1 1 <= ’ 0 ’ ; −−t o s i g n e d (16#0000#, 16) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
FIR Decimation out1 1 <= FIR Decimation out1 ; −−
FIR Decimat ion out1 s igned ;
END IF ;
END IF ;
END PROCESS BPSK Demodulator Baseband in pipe process ;
−−−−−−−− BPSK Demodulator Baseband −−−−−−−−
u BPSK Demodulator Baseband : BPSK Demodulator Baseband
PORT MAP( sym => FIR Decimation out1 1 , −−s t d l o g i c v e c t o r (
FIR Decimation out1 1 ) , −− u f i x16
bin => BPSK Demodulator Baseband out1 −− u f i x1
) ;
BPSK Demodulator Baseband out pipe process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
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BPSK Demodulator Baseband out1 1 <= ’ 0 ’ ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF enb 1 4 0 = ’1 ’ THEN
BPSK Demodulator Baseband out1 1 <=
BPSK Demodulator Baseband out1 ;
END IF ;
END IF ;
END PROCESS BPSK Demodulator Baseband out pipe process ;
c e out <= enb 1 4 1 ;
To DataSink <= BPSK Demodulator Baseband out1 1 ;





−− F i l e Name : CommSystem pkg . vhd
−− Created : 2014−03−09 23 : 35 : 3 9
−−




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
PACKAGE CommSystem pkg IS
TYPE v e c t o r o f s i g n e d 1 6 IS ARRAY (NATURAL RANGE <>) OF s igned (15
DOWNTO 0) ;
TYPE v e c t o r o f u n s i g n e d 6 IS ARRAY (NATURAL RANGE <>) OF unsigned (5
DOWNTO 0) ;





−− F i l e Name : CommSystem tc . vhd
−− Created : 2014−03−09 23 : 35 : 0 8
−−





−− Module : CommSystem tc
−− Source Path : CommSystem tc
−− Hierarchy Level : 1
−−
−− Master c l o ck enable input : c l k e n a b l e
−−
−− enb : i d e n t i c a l to c l k e n a b l e
−− enb 1 1 1 : i d e n t i c a l to c l k e n a b l e
−− enb 1 4 0 : 4x s lower than c l k e n a b l e with l a s t phase




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY CommSystem tc IS
PORT( c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
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enb : OUT s t d l o g i c ;
enb 1 1 1 : OUT s t d l o g i c ;
enb 1 4 0 : OUT s t d l o g i c ;
enb 1 4 1 : OUT s t d l o g i c
) ;
END CommSystem tc ;
ARCHITECTURE r t l OF CommSystem tc IS
−− S i g n a l s
SIGNAL count4 : unsigned (1 DOWNTO 0) ; −−
u f i x2
SIGNAL p h a s e a l l : s t d l o g i c ;
SIGNAL phase 0 : s t d l o g i c ;
SIGNAL phase 0 tmp : s t d l o g i c ;
SIGNAL phase 1 : s t d l o g i c ;
SIGNAL phase 1 tmp : s t d l o g i c ;
BEGIN
Counter4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
count4 <= to uns igned (1 , 2) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF c l k e n a b l e = ’1 ’ THEN
IF count4 = to uns igned (3 , 2) THEN
count4 <= to uns igned (0 , 2) ;
ELSE





END PROCESS Counter4 ;
p h a s e a l l <= ’1 ’ WHEN c l k e n a b l e = ’1 ’ ELSE ’ 0 ’ ;
temp process1 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
phase 0 <= ’ 0 ’ ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF c l k e n a b l e = ’1 ’ THEN
phase 0 <= phase 0 tmp ;
END IF ;
END IF ;
END PROCESS temp process1 ;
phase 0 tmp <= ’1 ’ WHEN count4 = to uns igned (3 , 2) AND c l k e n a b l e =
’1 ’ ELSE ’ 0 ’ ;
temp process2 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
phase 1 <= ’ 1 ’ ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF c l k e n a b l e = ’1 ’ THEN
phase 1 <= phase 1 tmp ;
END IF ;
END IF ;
END PROCESS temp process2 ;
phase 1 tmp <= ’1 ’ WHEN count4 = to uns igned (0 , 2) AND c l k e n a b l e =
’1 ’ ELSE ’ 0 ’ ;
enb <= p h a s e a l l AND c l k e n a b l e ;
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enb 1 1 1 <= p h a s e a l l AND c l k e n a b l e ;
enb 1 4 0 <= phase 0 AND c l k e n a b l e ;
enb 1 4 1 <= phase 1 AND c l k e n a b l e ;





−− F i l e Name : BPSK Modulator Baseband . vhd
−− Created : 2014−03−09 23 : 35 : 0 8
−−





−− Module : BPSK Modulator Baseband
−− Source Path : CommSystem/BPSK Modulator Baseband




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY BPSK Modulator Baseband IS
PORT( bin : IN s t d l o g i c ; −− u f i x1
sym : OUT s t d l o g i c v e c t o r (1
DOWNTO 0) −− s f i x 2
) ;
END BPSK Modulator Baseband ;
ARCHITECTURE r t l OF BPSK Modulator Baseband IS
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BEGIN
sym <= "01" WHEN bin = ’0 ’ ELSE "11" ;
END r t l ;
361
A.2.5 FIR Interpolation Filter
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−
−− F i l e Name : FIR Inte rpo la t i on
−− Created : 2014−03−09 23 : 35 : 0 9







−− Module : F IR Inte rpo la t i on




−− HDL Implementation : Ful ly p a r a l l e l
−− M u l t i p l i e r s : 20
−− Folding Factor : 1
LIBRARY IEEE ;
USE IEEE . s t d l o g i c 1 1 6 4 . a l l ;
USE IEEE . numer ic std .ALL;
ENTITY FIR Inte rpo l a t i on IS
PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n : IN s t d l o g i c v e c t o r (1
DOWNTO 0) ; −− s f i x 2
FIR In t e rpo l a t i on out : OUT s t d l o g i c v e c t o r (15
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DOWNTO 0) −− s f ix16 En15
) ;
END FIR Inte rpo l a t i on ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Module Arch i t e c tu r e : F IR Inte rpo la t i on
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
ARCHITECTURE r t l OF FIR Inte rpo la t i on IS
−− Local Functions
−− Type D e f i n i t i o n s
TYPE d e l a y p i p e l i n e t y p e IS ARRAY (NATURAL range <>) OF s igned (1
DOWNTO 0) ; −− s f i x 2
TYPE sumde lay p ipe l i n e type IS ARRAY (NATURAL range <>) OF s igned (15
DOWNTO 0) ; −− s f ix17 En15
−− Constants
CONSTANT c o e f f p h a s e 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
363
CONSTANT c o e f f p h a s e 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (17504 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 2 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 0 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 5 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 0 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
−− S i g n a l s
SIGNAL cur count : unsigned (1 DOWNTO 0) ; −−
u f i x2
SIGNAL phase 3 : s t d l o g i c ; −− boolean
SIGNAL d e l a y p i p e l i n e : d e l a y p i p e l i n e t y p e (0 TO 20)
; −− s f i x 2
SIGNAL c o e f 0 1 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
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SIGNAL c o e f 0 2 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 3 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 4 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 5 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 6 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 7 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 8 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 0 9 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 0 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 1 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 2 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 3 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 4 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 5 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 6 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 7 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 1 8 : s i gned (15 DOWNTO 0) ;
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−− s f ix16 En15
SIGNAL c o e f 1 9 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 2 0 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL c o e f 2 1 : s i gned (15 DOWNTO 0) ;
−− s f ix16 En15
SIGNAL prod temp 01 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 02 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 03 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 04 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 05 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 06 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 07 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 08 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 09 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 10 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 11 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 12 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 13 : s igned (17 DOWNTO 0) ;
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−− s f ix18 En15
SIGNAL prod temp 14 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 15 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 16 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 17 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 18 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 19 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 20 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL prod temp 21 : s igned (17 DOWNTO 0) ;
−− s f ix18 En15
SIGNAL product 01 : s igned (15 DOWNTO 0) ;
SIGNAL product 02 : s igned (15 DOWNTO 0) ;
SIGNAL product 03 : s igned (15 DOWNTO 0) ;
SIGNAL product 04 : s igned (15 DOWNTO 0) ;
SIGNAL product 05 : s igned (15 DOWNTO 0) ;
SIGNAL product 06 : s igned (15 DOWNTO 0) ;
SIGNAL product 07 : s igned (15 DOWNTO 0) ;
SIGNAL product 08 : s igned (15 DOWNTO 0) ;
SIGNAL product 09 : s igned (15 DOWNTO 0) ;
SIGNAL product 10 : s igned (15 DOWNTO 0) ;
SIGNAL product 11 : s igned (15 DOWNTO 0) ;
SIGNAL product 12 : s igned (15 DOWNTO 0) ;
SIGNAL product 13 : s igned (15 DOWNTO 0) ;
SIGNAL product 14 : s igned (15 DOWNTO 0) ;
SIGNAL product 15 : s igned (15 DOWNTO 0) ;
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SIGNAL product 16 : s igned (15 DOWNTO 0) ;
SIGNAL product 17 : s igned (15 DOWNTO 0) ;
SIGNAL product 18 : s igned (15 DOWNTO 0) ;
SIGNAL product 19 : s igned (15 DOWNTO 0) ;
SIGNAL product 20 : s igned (15 DOWNTO 0) ;
SIGNAL product 21 : s igned (15 DOWNTO 0) ;
SIGNAL sumvector1 : sumde lay p ipe l i n e type (0 TO
10) ;
SIGNAL sumde lay p ipe l ine1 : sumde lay p ipe l i n e type (0 TO
10) ;
SIGNAL sumvector2 : sumde lay p ipe l i n e type (0 TO
5) ;
SIGNAL sumde lay p ipe l ine2 : sumde lay p ipe l i n e type (0 TO
5) ;
SIGNAL sumvector3 : sumde lay p ipe l i n e type (0 TO
2) ;
SIGNAL sumde lay p ipe l ine3 : sumde lay p ipe l i n e type (0 TO
2) ;
SIGNAL sumvector4 : sumde lay p ipe l i n e type (0 TO
1) ;
SIGNAL sumde lay p ipe l ine4 : sumde lay p ipe l i n e type (0 TO
1) ;




ce output : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
cur count <= to uns igned (0 , 2) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
IF cur count = to uns igned (3 , 2) THEN
cur count <= to uns igned (0 , 2) ;
ELSE




END PROCESS ce output ;
phase 3 <= ’1 ’ WHEN cur count = to uns igned (3 , 2) AND enb 1 1 1 = ’1 ’
ELSE ’ 0 ’ ;
−− −−−−−−−−−−−−−−−− Delay R e g i s t e r s −−−−−−−−−−−−−−−−
D e l a y P i p e l i n e p r o c e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
d e l a y p i p e l i n e (0 TO 20) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 3 = ’1 ’ THEN
d e l a y p i p e l i n e (0 ) <= signed ( F I R I n t e r p o l a t i o n i n ) ;
d e l a y p i p e l i n e (1 TO 20) <= d e l a y p i p e l i n e (0 TO 19) ;
END IF ;
END IF ;
END PROCESS D e l a y P i p e l i n e p r o c e s s ;
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c o e f 0 1 <= c o e f f p h a s e 1 2 1 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 2 1 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 2 1 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 2 1 ;
c o e f 0 2 <= c o e f f p h a s e 1 2 0 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 2 0 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 2 0 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 2 0 ;
c o e f 0 3 <= c o e f f p h a s e 1 1 9 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 9 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 9 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 9 ;
c o e f 0 4 <= c o e f f p h a s e 1 1 8 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 8 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 8 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 8 ;
c o e f 0 5 <= c o e f f p h a s e 1 1 7 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 7 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 7 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 7 ;
c o e f 0 6 <= c o e f f p h a s e 1 1 6 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 6 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
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c o e f f p h a s e 3 1 6 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 6 ;
c o e f 0 7 <= c o e f f p h a s e 1 1 5 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 5 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 5 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 5 ;
c o e f 0 8 <= c o e f f p h a s e 1 1 4 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 4 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 4 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 4 ;
c o e f 0 9 <= c o e f f p h a s e 1 1 3 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 3 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 3 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 3 ;
c o e f 1 0 <= c o e f f p h a s e 1 1 2 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 2 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 2 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 2 ;
c o e f 1 1 <= c o e f f p h a s e 1 1 1 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 1 WHEN ( cur count = to uns igned
(1 , 2) ) ELSE
c o e f f p h a s e 3 1 1 WHEN ( cur count = to uns igned
(2 , 2) ) ELSE
c o e f f p h a s e 4 1 1 ;
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c o e f 1 2 <= c o e f f p h a s e 1 1 0 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 0 WHEN ( cur count = to uns igned
(1 , 2) ) ELSE
c o e f f p h a s e 3 1 0 WHEN ( cur count = to uns igned
(2 , 2) ) ELSE
c o e f f p h a s e 4 1 0 ;
c o e f 1 3 <= c o e f f p h a s e 1 9 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 9 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 9 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 9 ;
c o e f 1 4 <= c o e f f p h a s e 1 8 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 8 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 8 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 8 ;
c o e f 1 5 <= c o e f f p h a s e 1 7 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 7 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 7 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 7 ;
c o e f 1 6 <= c o e f f p h a s e 1 6 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 6 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 6 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 6 ;
c o e f 1 7 <= c o e f f p h a s e 1 5 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 5 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
376
c o e f f p h a s e 3 5 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 5 ;
c o e f 1 8 <= c o e f f p h a s e 1 4 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 4 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 4 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 4 ;
c o e f 1 9 <= c o e f f p h a s e 1 3 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 3 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 3 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 3 ;
c o e f 2 0 <= c o e f f p h a s e 1 2 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 2 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 2 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 2 ;
c o e f 2 1 <= c o e f f p h a s e 1 1 WHEN ( cur count = to uns igned (0 , 2) ) ELSE
c o e f f p h a s e 2 1 WHEN ( cur count = to uns igned (1 ,
2) ) ELSE
c o e f f p h a s e 3 1 WHEN ( cur count = to uns igned (2 ,
2) ) ELSE
c o e f f p h a s e 4 1 ;
temp process : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
prod temp 01 <= (OTHERS => ’ 0 ’ ) ;
prod temp 02 <= (OTHERS => ’ 0 ’ ) ;
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prod temp 03 <= (OTHERS => ’ 0 ’ ) ;
prod temp 04 <= (OTHERS => ’ 0 ’ ) ;
prod temp 05 <= (OTHERS => ’ 0 ’ ) ;
prod temp 06 <= (OTHERS => ’ 0 ’ ) ;
prod temp 07 <= (OTHERS => ’ 0 ’ ) ;
prod temp 08 <= (OTHERS => ’ 0 ’ ) ;
prod temp 09 <= (OTHERS => ’ 0 ’ ) ;
prod temp 10 <= (OTHERS => ’ 0 ’ ) ;
prod temp 11 <= (OTHERS => ’ 0 ’ ) ;
prod temp 12 <= (OTHERS => ’ 0 ’ ) ;
prod temp 13 <= (OTHERS => ’ 0 ’ ) ;
prod temp 14 <= (OTHERS => ’ 0 ’ ) ;
prod temp 15 <= (OTHERS => ’ 0 ’ ) ;
prod temp 16 <= (OTHERS => ’ 0 ’ ) ;
prod temp 17 <= (OTHERS => ’ 0 ’ ) ;
prod temp 18 <= (OTHERS => ’ 0 ’ ) ;
prod temp 19 <= (OTHERS => ’ 0 ’ ) ;
prod temp 20 <= (OTHERS => ’ 0 ’ ) ;
prod temp 21 <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
prod temp 01 <= d e l a y p i p e l i n e (20) ∗ c o e f 0 1 ;
prod temp 02 <= d e l a y p i p e l i n e (19) ∗ c o e f 0 2 ;
prod temp 03 <= d e l a y p i p e l i n e (18) ∗ c o e f 0 3 ;
prod temp 04 <= d e l a y p i p e l i n e (17) ∗ c o e f 0 4 ;
prod temp 05 <= d e l a y p i p e l i n e (16) ∗ c o e f 0 5 ;
prod temp 06 <= d e l a y p i p e l i n e (15) ∗ c o e f 0 6 ;
prod temp 07 <= d e l a y p i p e l i n e (14) ∗ c o e f 0 7 ;
prod temp 08 <= d e l a y p i p e l i n e (13) ∗ c o e f 0 8 ;
prod temp 09 <= d e l a y p i p e l i n e (12) ∗ c o e f 0 9 ;
prod temp 10 <= d e l a y p i p e l i n e (11) ∗ c o e f 1 0 ;
prod temp 11 <= d e l a y p i p e l i n e (10) ∗ c o e f 1 1 ;
prod temp 12 <= d e l a y p i p e l i n e (9 ) ∗ c o e f 1 2 ;
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prod temp 13 <= d e l a y p i p e l i n e (8 ) ∗ c o e f 1 3 ;
prod temp 14 <= d e l a y p i p e l i n e (7 ) ∗ c o e f 1 4 ;
prod temp 15 <= d e l a y p i p e l i n e (6 ) ∗ c o e f 1 5 ;
prod temp 16 <= d e l a y p i p e l i n e (5 ) ∗ c o e f 1 6 ;
prod temp 17 <= d e l a y p i p e l i n e (4 ) ∗ c o e f 1 7 ;
prod temp 18 <= d e l a y p i p e l i n e (3 ) ∗ c o e f 1 8 ;
prod temp 19 <= d e l a y p i p e l i n e (2 ) ∗ c o e f 1 9 ;
prod temp 20 <= d e l a y p i p e l i n e (1 ) ∗ c o e f 2 0 ;
prod temp 21 <= d e l a y p i p e l i n e (0 ) ∗ c o e f 2 1 ;
END IF ;
END IF ;
END PROCESS temp process ;
product 01 <= prod temp 01 (15 downto 0) ;
product 02 <= prod temp 02 (15 downto 0) ;
product 03 <= prod temp 03 (15 downto 0) ;
product 04 <= prod temp 04 (15 downto 0) ;
product 05 <= prod temp 05 (15 downto 0) ;
product 06 <= prod temp 06 (15 downto 0) ;
product 07 <= prod temp 07 (15 downto 0) ;
product 08 <= prod temp 08 (15 downto 0) ;
product 09 <= prod temp 09 (15 downto 0) ;
product 10 <= prod temp 10 (15 downto 0) ;
product 11 <= prod temp 11 (15 downto 0) ;
product 12 <= prod temp 12 (15 downto 0) ;
product 13 <= prod temp 13 (15 downto 0) ;
product 14 <= prod temp 14 (15 downto 0) ;
product 15 <= prod temp 15 (15 downto 0) ;
product 16 <= prod temp 16 (15 downto 0) ;
product 17 <= prod temp 17 (15 downto 0) ;
product 18 <= prod temp 18 (15 downto 0) ;
product 19 <= prod temp 19 (15 downto 0) ;
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product 20 <= prod temp 20 (15 downto 0) ;
product 21 <= prod temp 21 (15 downto 0) ;
sumvector1 (0 ) <= product 01 + product 02 ;
sumvector1 (1 ) <= product 03 + product 04 ;
sumvector1 (2 ) <= product 05 + product 06 ;
sumvector1 (3 ) <= product 07 + product 08 ;
sumvector1 (4 ) <= product 09 + product 10 ;
sumvector1 (5 ) <= product 11 + product 12 ;
sumvector1 (6 ) <= product 13 + product 14 ;
sumvector1 (7 ) <= product 15 + product 16 ;
sumvector1 (8 ) <= product 17 + product 18 ;
sumvector1 (9 ) <= product 19 + product 20 ;
sumvector1 (10) <= product 21 ;
s u m d e l a y p i p e l i n e p r o c e s s 1 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine1 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
sumde lay p ipe l ine1 (0 TO 10) <= sumvector1 (0 TO 10) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 1 ;
sumvector2 (0 ) <= sumde lay p ipe l ine1 (0 ) + sumde lay p ipe l ine1 (1 ) ;
sumvector2 (1 ) <= sumde lay p ipe l ine1 (2 ) + sumde lay p ipe l ine1 (3 ) ;
sumvector2 (2 ) <= sumde lay p ipe l ine1 (4 ) + sumde lay p ipe l ine1 (5 ) ;
sumvector2 (3 ) <= sumde lay p ipe l ine1 (6 ) + sumde lay p ipe l ine1 (7 ) ;
sumvector2 (4 ) <= sumde lay p ipe l ine1 (8 ) + sumde lay p ipe l ine1 (9 ) ;
sumvector2 (5 ) <= sumvector1 (10) ;
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s u m d e l a y p i p e l i n e p r o c e s s 2 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine2 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
sumde lay p ipe l ine2 (0 TO 5) <= sumvector2 (0 TO 5) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 2 ;
sumvector3 (0 ) <= sumde lay p ipe l ine2 (0 ) + sumde lay p ipe l ine2 (1 ) ;
sumvector3 (1 ) <= sumde lay p ipe l ine2 (2 ) + sumde lay p ipe l ine2 (3 ) ;
sumvector3 (2 ) <= sumde lay p ipe l ine2 (4 ) + sumde lay p ipe l ine2 (5 ) ;
s u m d e l a y p i p e l i n e p r o c e s s 3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine3 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
sumde lay p ipe l ine3 (0 TO 2) <= sumvector3 (0 TO 2) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 3 ;
sumvector4 (0 ) <= sumde lay p ipe l ine3 (0 ) + sumde lay p ipe l ine3 (1 ) ;
sumvector4 (1 ) <= sumde lay p ipe l ine3 (2 ) ;
s u m d e l a y p i p e l i n e p r o c e s s 4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine4 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
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ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
sumde lay p ipe l ine4 (0 TO 1) <= sumvector4 (0 TO 1) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 4 ;
sum5 <= sumde lay p ipe l ine4 (0 ) + sumde lay p ipe l ine4 (1 ) ;
−− Assignment Statements
F IR In t e rpo l a t i on out <= s t d l o g i c v e c t o r ( sum5) ;
END r t l ;
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A.2.6 FIR Decimation Filter
−− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−
−− F i l e Name : FIR Decimation
−− Created : 2014−03−09 23 : 35 : 1 5







−− Module : FIR Decimation




−− HDL Implementation : Ful ly p a r a l l e l
−− M u l t i p l i e r s : 81
−− Folding Factor : 1
LIBRARY IEEE ;
USE IEEE . s t d l o g i c 1 1 6 4 . a l l ;
USE IEEE . numer ic std .ALL;
ENTITY FIR Decimation IS
PORT( c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
FIR Decimation in : IN s t d l o g i c v e c t o r (15
DOWNTO 0) ; −− s f ix16 En15
FIR Decimation out : OUT s t d l o g i c −− v e c t o r
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(15 DOWNTO 0) −− s f ix16 En14
) ;
END FIR Decimation ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−−Module Arch i t e c tu r e : FIR Decimation
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
ARCHITECTURE r t l OF FIR Decimation IS
−− Local Functions
−− Type D e f i n i t i o n s
TYPE i n p u t p i p e l i n e t y p e IS ARRAY (NATURAL range <>) OF s igned (15
DOWNTO 0) ; −− s f ix16 En15
TYPE sumde lay p ipe l i n e type IS ARRAY (NATURAL range <>) OF s igned (32
DOWNTO 0) ; −− s f ix33 En30
−− Constants
CONSTANT c o e f f p h a s e 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (17504 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−1052 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (869 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−615 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (348 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−123 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−25 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (88 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−83 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 1 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (5 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
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CONSTANT c o e f f p h a s e 2 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 0 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 2 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (10188 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−2790 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1070 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−300 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 5 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (152 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−124 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (20 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−52 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 3 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−13 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−48 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (113 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−132 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (46 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (210 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−699 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (1542 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−3256 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 0 : s igned (15 DOWNTO 0) :=
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t o s i g n e d (15453 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (3897 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 2 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−901 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 3 : s igned (15 DOWNTO 0) :=
t o s i g n e d (99 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 4 : s igned (15 DOWNTO 0) :=
t o s i g n e d (163 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 5 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−187 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 6 : s igned (15 DOWNTO 0) :=
t o s i g n e d (112 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 7 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−19 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 8 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−43 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 1 9 : s igned (15 DOWNTO 0) :=
t o s i g n e d (60 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 0 : s igned (15 DOWNTO 0) :=
t o s i g n e d (−41 , 16) ; −− s f ix16 En15
CONSTANT c o e f f p h a s e 4 2 1 : s igned (15 DOWNTO 0) :=
t o s i g n e d (0 , 16) ; −− s f ix16 En15
−− S i g n a l s
SIGNAL r ing count : unsigned (3 DOWNTO 0) ; −−
u f i x4
SIGNAL phase 0 : s t d l o g i c ; −− boolean
SIGNAL phase 1 : s t d l o g i c ; −− boolean
SIGNAL phase 2 : s t d l o g i c ; −− boolean
SIGNAL phase 3 : s t d l o g i c ; −− boolean
SIGNAL i nput typeconver t : s i gned (15 DOWNTO 0) ; −−
s f ix16 En15
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SIGNAL i n p u t o t h e r s : s i gned (15 DOWNTO 0) ; −−
s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 0 : i n p u t p i p e l i n e t y p e (0 TO 20)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 1 : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 2 : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL i n p u t p i p e l i n e p h a s e 3 : i n p u t p i p e l i n e t y p e (0 TO 19)
; −− s f ix16 En15
SIGNAL mul 1 01 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 02 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 03 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 04 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 05 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 06 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 07 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 08 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 09 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 10 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 11 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
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SIGNAL mul 1 12 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 13 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 14 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 15 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 16 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 17 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 18 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 19 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 20 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 1 21 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 01 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 02 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 03 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 04 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 05 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 06 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 07 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30 ;
SIGNAL mul 2 08 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 09 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 10 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 11 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 12 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 13 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 14 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 15 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 16 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 17 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 18 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 19 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 2 20 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 01 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 02 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 03 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
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SIGNAL mul 3 04 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 05 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 06 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 07 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 08 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 09 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 10 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 11 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 12 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 13 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 14 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 15 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 16 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 17 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 18 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 19 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 3 20 : s igned (31 DOWNTO 0) ; −−
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s f ix32 En30 ;
SIGNAL mul 4 01 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 02 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 03 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 04 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 05 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 06 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 07 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 08 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 09 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 10 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 11 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 12 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 13 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 14 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 15 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 16 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
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SIGNAL mul 4 17 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 18 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 19 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL mul 4 20 : s igned (31 DOWNTO 0) ; −−
s f ix32 En30 ;
SIGNAL prod 1 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL prod 1 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 1 21 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 08 : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL prod 2 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 2 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL prod 3 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 3 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 01 : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL prod 4 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL prod 4 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod 4 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL prod p ipe 1 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 1 21 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 09 : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL prod p ipe 2 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 2 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 02 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL prod p ipe 3 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 3 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 01 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 02 : s igned (30 DOWNTO 0) ; −−
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s f ix31 En30
SIGNAL prod p ipe 4 03 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 04 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 05 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 06 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 07 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 08 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 09 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 10 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 11 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 12 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 13 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 14 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 15 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 16 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 17 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 18 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
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SIGNAL prod p ipe 4 19 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL prod p ipe 4 20 : s igned (30 DOWNTO 0) ; −−
s f ix31 En30
SIGNAL sumvector1 : sumde lay p ipe l i n e type (0 TO
40) ; −− s f ix33 En30
SIGNAL add ca s t 1 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 02 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 03 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 04 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 05 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 06 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 07 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 08 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 09 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 10 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 11 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 12 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 13 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add ca s t 1 14 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 15 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 16 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 17 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 18 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 19 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 20 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 21 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 22 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 23 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 24 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 25 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 26 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 27 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 28 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 29 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add ca s t 1 30 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 31 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 32 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 33 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 34 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 35 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 36 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 37 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 38 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 39 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 40 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 41 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 42 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 43 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 44 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 45 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 46 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add ca s t 1 47 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 48 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 49 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 50 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 51 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 52 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 53 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 54 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 55 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 56 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 57 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 58 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 59 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 60 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 61 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 62 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
408
SIGNAL add ca s t 1 63 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 64 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 65 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 66 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 67 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 68 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 69 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 70 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 71 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 72 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 73 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 74 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 75 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 76 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 77 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 78 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 1 79 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add ca s t 1 80 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 1 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 02 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 03 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 04 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 05 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 06 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 07 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 08 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 09 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 10 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 11 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 12 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 13 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 14 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 15 : s igned (33 DOWNTO 0) ; −−
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s f ix34 En30
SIGNAL add temp 1 16 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 17 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 18 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 19 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 20 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 21 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 22 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 23 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 24 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 25 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 26 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 27 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 28 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 29 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 30 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 31 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add temp 1 32 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 33 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 34 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 35 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 36 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 37 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 38 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 39 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 40 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 41 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 42 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 43 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 44 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 45 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 46 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 47 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 48 : s igned (33 DOWNTO 0) ; −−
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s f ix34 En30
SIGNAL add temp 1 49 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 50 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 51 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 52 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 53 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 54 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 55 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 56 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 57 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 58 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 59 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 60 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 61 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 62 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 63 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 64 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL add temp 1 65 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 66 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 67 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 68 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 69 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 70 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 71 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 72 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 73 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 74 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 75 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 76 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 77 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 78 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 79 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 1 80 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
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SIGNAL sumde lay p ipe l ine1 : sumde lay p ipe l i n e type (0 TO
40) ; −− s f ix33 En30
SIGNAL sumvector2 : sumde lay p ipe l i n e type (0 TO
20) ; −− s f ix33 En30
SIGNAL add ca s t 2 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 02 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 03 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 04 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 05 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 06 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 07 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 08 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 09 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 10 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 11 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 12 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 13 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 14 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
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SIGNAL add ca s t 2 15 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 16 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 17 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 18 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 19 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 20 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 21 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 22 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 23 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 24 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 25 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 26 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 27 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 28 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 29 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 30 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 31 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add ca s t 2 32 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 33 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 34 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 35 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 36 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 37 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 38 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 39 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 2 40 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 2 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 02 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 03 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 04 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 05 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 06 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 07 : s igned (33 DOWNTO 0) ; −−
417
s f ix34 En30
SIGNAL add temp 2 08 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 09 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 10 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 11 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 12 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 13 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 14 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 15 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 16 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 17 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 18 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 19 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 2 20 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL sumde lay p ipe l ine2 : sumde lay p ipe l i n e type (0 TO
20) ; −− s f ix33 En30
SIGNAL sumvector3 : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix33 En30
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SIGNAL add ca s t 3 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 02 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 03 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 04 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 05 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 06 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 07 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 08 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 09 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 10 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 11 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 12 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 13 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 14 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 15 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 16 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 17 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add ca s t 3 18 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 19 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 3 20 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 3 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 02 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 03 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 04 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 05 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 06 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 07 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 08 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 09 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 3 10 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL sumde lay p ipe l ine3 : sumde lay p ipe l i n e type (0 TO
10) ; −− s f ix33 En30
SIGNAL sumvector4 : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix33 En30
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SIGNAL add ca s t 4 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 02 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 03 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 04 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 05 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 06 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 07 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 08 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 09 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 4 10 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 4 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 4 02 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 4 03 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 4 04 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 4 05 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
421
SIGNAL sumde lay p ipe l ine4 : sumde lay p ipe l i n e type (0 TO
5) ; −− s f ix33 En30
SIGNAL sumvector5 : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix33 En30
SIGNAL add ca s t 5 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 5 02 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 5 03 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 5 04 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 5 05 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 5 06 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 5 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 5 02 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL add temp 5 03 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL sumde lay p ipe l ine5 : sumde lay p ipe l i n e type (0 TO
2) ; −− s f ix33 En30
SIGNAL sumvector6 : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix33 En30
SIGNAL add ca s t 6 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 6 02 : s igned (32 DOWNTO 0) ; −−
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s f ix33 En30
SIGNAL add temp 6 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL sumde lay p ipe l ine6 : sumde lay p ipe l i n e type (0 TO
1) ; −− s f ix33 En30
SIGNAL add ca s t 7 01 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add ca s t 7 02 : s igned (32 DOWNTO 0) ; −−
s f ix33 En30
SIGNAL add temp 7 01 : s igned (33 DOWNTO 0) ; −−
s f ix34 En30
SIGNAL sum7 : s t d l o g i c v e c t o r (33 DOWNTO
0) ; −− s f ix34 En30
BEGIN
−− Block Statements
ce output : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
r ing count <= to uns igned (1 , 4) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF enb 1 1 1 = ’1 ’ THEN
r ing count <= r ing count (0 ) & r ing count (3 DOWNTO 1) ;
END IF ;
END IF ;
END PROCESS ce output ;
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phase 0 <= r ing count (0 ) AND enb 1 1 1 ;
phase 1 <= r ing count (1 ) AND enb 1 1 1 ;
phase 2 <= r ing count (2 ) AND enb 1 1 1 ;
phase 3 <= r ing count (3 ) AND enb 1 1 1 ;
input typeconver t <= signed ( FIR Decimation in ) ;
De l ay P ipe l i n e Phas e0 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 0 (0 TO 20) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 0 (0 ) <= input typeconver t ;




END PROCESS De lay P ipe l i n e Phas e0 proc e s s ;
i n p u t o t h e r s <= i n p u t p i p e l i n e p h a s e 0 (0 ) ;
De l ay P ipe l i n e Phas e1 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 1 (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 1 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 1 (0 ) <= i n p u t o t h e r s ;
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END PROCESS De lay P ipe l i n e Phas e1 proc e s s ;
De l ay P ipe l i n e Phas e2 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 2 (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 2 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 2 (0 ) <= i n p u t o t h e r s ;




END PROCESS De lay P ipe l i n e Phas e2 proc e s s ;
De l ay P ipe l i n e Phas e3 proc e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 3 (0 TO 19) <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 3 = ’1 ’ THEN
i n p u t p i p e l i n e p h a s e 3 (0 ) <= i n p u t o t h e r s ;




END PROCESS De lay P ipe l i n e Phas e3 proc e s s ;
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mul 1 01 <= i n p u t p i p e l i n e p h a s e 0 (0 ) ∗ c o e f f p h a s e 1 1 ;
mul 1 02 <= i n p u t p i p e l i n e p h a s e 0 (1 ) ∗ c o e f f p h a s e 1 2 ;
mul 1 03 <= i n p u t p i p e l i n e p h a s e 0 (2 ) ∗ c o e f f p h a s e 1 3 ;
mul 1 04 <= i n p u t p i p e l i n e p h a s e 0 (3 ) ∗ c o e f f p h a s e 1 4 ;
mul 1 05 <= i n p u t p i p e l i n e p h a s e 0 (4 ) ∗ c o e f f p h a s e 1 5 ;
mul 1 06 <= i n p u t p i p e l i n e p h a s e 0 (5 ) ∗ c o e f f p h a s e 1 6 ;
mul 1 07 <= i n p u t p i p e l i n e p h a s e 0 (6 ) ∗ c o e f f p h a s e 1 7 ;
mul 1 08 <= i n p u t p i p e l i n e p h a s e 0 (7 ) ∗ c o e f f p h a s e 1 8 ;
mul 1 09 <= i n p u t p i p e l i n e p h a s e 0 (8 ) ∗ c o e f f p h a s e 1 9 ;
mul 1 10 <= i n p u t p i p e l i n e p h a s e 0 (9 ) ∗ c o e f f p h a s e 1 1 0 ;
mul 1 11 <= i n p u t p i p e l i n e p h a s e 0 (10) ∗ c o e f f p h a s e 1 1 1 ;
mul 1 12 <= i n p u t p i p e l i n e p h a s e 0 (11) ∗ c o e f f p h a s e 1 1 2 ;
mul 1 13 <= i n p u t p i p e l i n e p h a s e 0 (12) ∗ c o e f f p h a s e 1 1 3 ;
mul 1 14 <= i n p u t p i p e l i n e p h a s e 0 (13) ∗ c o e f f p h a s e 1 1 4 ;
mul 1 15 <= i n p u t p i p e l i n e p h a s e 0 (14) ∗ c o e f f p h a s e 1 1 5 ;
mul 1 16 <= i n p u t p i p e l i n e p h a s e 0 (15) ∗ c o e f f p h a s e 1 1 6 ;
mul 1 17 <= i n p u t p i p e l i n e p h a s e 0 (16) ∗ c o e f f p h a s e 1 1 7 ;
mul 1 18 <= i n p u t p i p e l i n e p h a s e 0 (17) ∗ c o e f f p h a s e 1 1 8 ;
mul 1 19 <= i n p u t p i p e l i n e p h a s e 0 (18) ∗ c o e f f p h a s e 1 1 9 ;
mul 1 20 <= i n p u t p i p e l i n e p h a s e 0 (19) ∗ c o e f f p h a s e 1 2 0 ;
mul 1 21 <= i n p u t p i p e l i n e p h a s e 0 (20) ∗ c o e f f p h a s e 1 2 1 ;
mul 2 01 <= i n p u t p i p e l i n e p h a s e 1 (0 ) ∗ c o e f f p h a s e 2 1 ;
mul 2 02 <= i n p u t p i p e l i n e p h a s e 1 (1 ) ∗ c o e f f p h a s e 2 2 ;
mul 2 03 <= i n p u t p i p e l i n e p h a s e 1 (2 ) ∗ c o e f f p h a s e 2 3 ;
mul 2 04 <= i n p u t p i p e l i n e p h a s e 1 (3 ) ∗ c o e f f p h a s e 2 4 ;
mul 2 05 <= i n p u t p i p e l i n e p h a s e 1 (4 ) ∗ c o e f f p h a s e 2 5 ;
mul 2 06 <= i n p u t p i p e l i n e p h a s e 1 (5 ) ∗ c o e f f p h a s e 2 6 ;
mul 2 07 <= i n p u t p i p e l i n e p h a s e 1 (6 ) ∗ c o e f f p h a s e 2 7 ;
mul 2 08 <= i n p u t p i p e l i n e p h a s e 1 (7 ) ∗ c o e f f p h a s e 2 8 ;
mul 2 09 <= i n p u t p i p e l i n e p h a s e 1 (8 ) ∗ c o e f f p h a s e 2 9 ;
mul 2 10 <= i n p u t p i p e l i n e p h a s e 1 (9 ) ∗ c o e f f p h a s e 2 1 0 ;
mul 2 11 <= i n p u t p i p e l i n e p h a s e 1 (10) ∗ c o e f f p h a s e 2 1 1 ;
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mul 2 12 <= i n p u t p i p e l i n e p h a s e 1 (11) ∗ c o e f f p h a s e 2 1 2 ;
mul 2 13 <= i n p u t p i p e l i n e p h a s e 1 (12) ∗ c o e f f p h a s e 2 1 3 ;
mul 2 14 <= i n p u t p i p e l i n e p h a s e 1 (13) ∗ c o e f f p h a s e 2 1 4 ;
mul 2 15 <= i n p u t p i p e l i n e p h a s e 1 (14) ∗ c o e f f p h a s e 2 1 5 ;
mul 2 16 <= i n p u t p i p e l i n e p h a s e 1 (15) ∗ c o e f f p h a s e 2 1 6 ;
mul 2 17 <= i n p u t p i p e l i n e p h a s e 1 (16) ∗ c o e f f p h a s e 2 1 7 ;
mul 2 18 <= i n p u t p i p e l i n e p h a s e 1 (17) ∗ c o e f f p h a s e 2 1 8 ;
mul 2 19 <= i n p u t p i p e l i n e p h a s e 1 (18) ∗ c o e f f p h a s e 2 1 9 ;
mul 2 20 <= i n p u t p i p e l i n e p h a s e 1 (19) ∗ c o e f f p h a s e 2 2 0 ;
mul 3 01 <= i n p u t p i p e l i n e p h a s e 2 (0 ) ∗ c o e f f p h a s e 3 1 ;
mul 3 02 <= i n p u t p i p e l i n e p h a s e 2 (1 ) ∗ c o e f f p h a s e 3 2 ;
mul 3 03 <= i n p u t p i p e l i n e p h a s e 2 (2 ) ∗ c o e f f p h a s e 3 3 ;
mul 3 04 <= i n p u t p i p e l i n e p h a s e 2 (3 ) ∗ c o e f f p h a s e 3 4 ;
mul 3 05 <= i n p u t p i p e l i n e p h a s e 2 (4 ) ∗ c o e f f p h a s e 3 5 ;
mul 3 06 <= i n p u t p i p e l i n e p h a s e 2 (5 ) ∗ c o e f f p h a s e 3 6 ;
mul 3 07 <= i n p u t p i p e l i n e p h a s e 2 (6 ) ∗ c o e f f p h a s e 3 7 ;
mul 3 08 <= i n p u t p i p e l i n e p h a s e 2 (7 ) ∗ c o e f f p h a s e 3 8 ;
mul 3 09 <= i n p u t p i p e l i n e p h a s e 2 (8 ) ∗ c o e f f p h a s e 3 9 ;
mul 3 10 <= i n p u t p i p e l i n e p h a s e 2 (9 ) ∗ c o e f f p h a s e 3 1 0 ;
mul 3 11 <= i n p u t p i p e l i n e p h a s e 2 (10) ∗ c o e f f p h a s e 3 1 1 ;
mul 3 12 <= i n p u t p i p e l i n e p h a s e 2 (11) ∗ c o e f f p h a s e 3 1 2 ;
mul 3 13 <= i n p u t p i p e l i n e p h a s e 2 (12) ∗ c o e f f p h a s e 3 1 3 ;
mul 3 14 <= i n p u t p i p e l i n e p h a s e 2 (13) ∗ c o e f f p h a s e 3 1 4 ;
mul 3 15 <= i n p u t p i p e l i n e p h a s e 2 (14) ∗ c o e f f p h a s e 3 1 5 ;
mul 3 16 <= i n p u t p i p e l i n e p h a s e 2 (15) ∗ c o e f f p h a s e 3 1 6 ;
mul 3 17 <= i n p u t p i p e l i n e p h a s e 2 (16) ∗ c o e f f p h a s e 3 1 7 ;
mul 3 18 <= i n p u t p i p e l i n e p h a s e 2 (17) ∗ c o e f f p h a s e 3 1 8 ;
mul 3 19 <= i n p u t p i p e l i n e p h a s e 2 (18) ∗ c o e f f p h a s e 3 1 9 ;
mul 3 20 <= i n p u t p i p e l i n e p h a s e 2 (19) ∗ c o e f f p h a s e 3 2 0 ;
mul 4 01 <= i n p u t p i p e l i n e p h a s e 3 (0 ) ∗ c o e f f p h a s e 4 1 ;
mul 4 02 <= i n p u t p i p e l i n e p h a s e 3 (1 ) ∗ c o e f f p h a s e 4 2 ;
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mul 4 03 <= i n p u t p i p e l i n e p h a s e 3 (2 ) ∗ c o e f f p h a s e 4 3 ;
mul 4 04 <= i n p u t p i p e l i n e p h a s e 3 (3 ) ∗ c o e f f p h a s e 4 4 ;
mul 4 05 <= i n p u t p i p e l i n e p h a s e 3 (4 ) ∗ c o e f f p h a s e 4 5 ;
mul 4 06 <= i n p u t p i p e l i n e p h a s e 3 (5 ) ∗ c o e f f p h a s e 4 6 ;
mul 4 07 <= i n p u t p i p e l i n e p h a s e 3 (6 ) ∗ c o e f f p h a s e 4 7 ;
mul 4 08 <= i n p u t p i p e l i n e p h a s e 3 (7 ) ∗ c o e f f p h a s e 4 8 ;
mul 4 09 <= i n p u t p i p e l i n e p h a s e 3 (8 ) ∗ c o e f f p h a s e 4 9 ;
mul 4 10 <= i n p u t p i p e l i n e p h a s e 3 (9 ) ∗ c o e f f p h a s e 4 1 0 ;
mul 4 11 <= i n p u t p i p e l i n e p h a s e 3 (10) ∗ c o e f f p h a s e 4 1 1 ;
mul 4 12 <= i n p u t p i p e l i n e p h a s e 3 (11) ∗ c o e f f p h a s e 4 1 2 ;
mul 4 13 <= i n p u t p i p e l i n e p h a s e 3 (12) ∗ c o e f f p h a s e 4 1 3 ;
mul 4 14 <= i n p u t p i p e l i n e p h a s e 3 (13) ∗ c o e f f p h a s e 4 1 4 ;
mul 4 15 <= i n p u t p i p e l i n e p h a s e 3 (14) ∗ c o e f f p h a s e 4 1 5 ;
mul 4 16 <= i n p u t p i p e l i n e p h a s e 3 (15) ∗ c o e f f p h a s e 4 1 6 ;
mul 4 17 <= i n p u t p i p e l i n e p h a s e 3 (16) ∗ c o e f f p h a s e 4 1 7 ;
mul 4 18 <= i n p u t p i p e l i n e p h a s e 3 (17) ∗ c o e f f p h a s e 4 1 8 ;
mul 4 19 <= i n p u t p i p e l i n e p h a s e 3 (18) ∗ c o e f f p h a s e 4 1 9 ;
mul 4 20 <= i n p u t p i p e l i n e p h a s e 3 (19) ∗ c o e f f p h a s e 4 2 0 ;
prod 1 01 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 01 (31) = ’0 ’ AND
mul 1 01 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 01 (31) = ’1 ’ AND
mul 1 01 (30) /= ’1 ’
ELSE ( mul 1 01 (30 DOWNTO 0) ) ;
prod 1 02 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 02 (31) = ’0 ’ AND
mul 1 02 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 02 (31) = ’1 ’ AND
mul 1 02 (30) /= ’1 ’
ELSE ( mul 1 02 (30 DOWNTO 0) ) ;
prod 1 03 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 03 (31) = ’0 ’ AND
mul 1 03 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 03 (31) = ’1 ’ AND
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mul 1 03 (30) /= ’1 ’
ELSE ( mul 1 03 (30 DOWNTO 0) ) ;
prod 1 04 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 04 (31) = ’0 ’ AND
mul 1 04 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 04 (31) = ’1 ’ AND
mul 1 04 (30) /= ’1 ’
ELSE ( mul 1 04 (30 DOWNTO 0) ) ;
prod 1 05 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 05 (31) = ’0 ’ AND
mul 1 05 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 05 (31) = ’1 ’ AND
mul 1 05 (30) /= ’1 ’
ELSE ( mul 1 05 (30 DOWNTO 0) ) ;
prod 1 06 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 06 (31) = ’0 ’ AND
mul 1 06 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 06 (31) = ’1 ’ AND
mul 1 06 (30) /= ’1 ’
ELSE ( mul 1 06 (30 DOWNTO 0) ) ;
prod 1 07 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 07 (31) = ’0 ’ AND
mul 1 07 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 07 (31) = ’1 ’ AND
mul 1 07 (30) /= ’1 ’
ELSE ( mul 1 07 (30 DOWNTO 0) ) ;
prod 1 08 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 08 (31) = ’0 ’ AND
mul 1 08 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 08 (31) = ’1 ’ AND
mul 1 08 (30) /= ’1 ’
ELSE ( mul 1 08 (30 DOWNTO 0) ) ;
prod 1 09 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 09 (31) = ’0 ’ AND
mul 1 09 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 09 (31) = ’1 ’ AND
mul 1 09 (30) /= ’1 ’
ELSE ( mul 1 09 (30 DOWNTO 0) ) ;
prod 1 10 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 10 (31) = ’0 ’ AND
429
mul 1 10 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 10 (31) = ’1 ’ AND
mul 1 10 (30) /= ’1 ’
ELSE ( mul 1 10 (30 DOWNTO 0) ) ;
prod 1 11 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 11 (31) = ’0 ’ AND
mul 1 11 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 11 (31) = ’1 ’ AND
mul 1 11 (30) /= ’1 ’
ELSE ( mul 1 11 (30 DOWNTO 0) ) ;
prod 1 12 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 12 (31) = ’0 ’ AND
mul 1 12 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 12 (31) = ’1 ’ AND
mul 1 12 (30) /= ’1 ’
ELSE ( mul 1 12 (30 DOWNTO 0) ) ;
prod 1 13 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 13 (31) = ’0 ’ AND
mul 1 13 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 13 (31) = ’1 ’ AND
mul 1 13 (30) /= ’1 ’
ELSE ( mul 1 13 (30 DOWNTO 0) ) ;
prod 1 14 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 14 (31) = ’0 ’ AND
mul 1 14 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 14 (31) = ’1 ’ AND
mul 1 14 (30) /= ’1 ’
ELSE ( mul 1 14 (30 DOWNTO 0) ) ;
prod 1 15 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 15 (31) = ’0 ’ AND
mul 1 15 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 15 (31) = ’1 ’ AND
mul 1 15 (30) /= ’1 ’
ELSE ( mul 1 15 (30 DOWNTO 0) ) ;
prod 1 16 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 16 (31) = ’0 ’ AND
mul 1 16 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 16 (31) = ’1 ’ AND
mul 1 16 (30) /= ’1 ’
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ELSE ( mul 1 16 (30 DOWNTO 0) ) ;
prod 1 17 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 17 (31) = ’0 ’ AND
mul 1 17 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 17 (31) = ’1 ’ AND
mul 1 17 (30) /= ’1 ’
ELSE ( mul 1 17 (30 DOWNTO 0) ) ;
prod 1 18 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 18 (31) = ’0 ’ AND
mul 1 18 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 18 (31) = ’1 ’ AND
mul 1 18 (30) /= ’1 ’
ELSE ( mul 1 18 (30 DOWNTO 0) ) ;
prod 1 19 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 19 (31) = ’0 ’ AND
mul 1 19 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 19 (31) = ’1 ’ AND
mul 1 19 (30) /= ’1 ’
ELSE ( mul 1 19 (30 DOWNTO 0) ) ;
prod 1 20 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 20 (31) = ’0 ’ AND
mul 1 20 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 20 (31) = ’1 ’ AND
mul 1 20 (30) /= ’1 ’
ELSE ( mul 1 20 (30 DOWNTO 0) ) ;
prod 1 21 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 1 21 (31) = ’0 ’ AND
mul 1 21 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 1 21 (31) = ’1 ’ AND
mul 1 21 (30) /= ’1 ’
ELSE ( mul 1 21 (30 DOWNTO 0) ) ;
prod 2 01 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 01 (31) = ’0 ’ AND
mul 2 01 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 01 (31) = ’1 ’ AND
mul 2 01 (30) /= ’1 ’
ELSE ( mul 2 01 (30 DOWNTO 0) ) ;
prod 2 02 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 02 (31) = ’0 ’ AND
mul 2 02 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 02 (31) = ’1 ’ AND
mul 2 02 (30) /= ’1 ’
ELSE ( mul 2 02 (30 DOWNTO 0) ) ;
prod 2 03 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 03 (31) = ’0 ’ AND
mul 2 03 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 03 (31) = ’1 ’ AND
mul 2 03 (30) /= ’1 ’
ELSE ( mul 2 03 (30 DOWNTO 0) ) ;
prod 2 04 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 04 (31) = ’0 ’ AND
mul 2 04 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 04 (31) = ’1 ’ AND
mul 2 04 (30) /= ’1 ’
ELSE ( mul 2 04 (30 DOWNTO 0) ) ;
prod 2 05 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 05 (31) = ’0 ’ AND
mul 2 05 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 05 (31) = ’1 ’ AND
mul 2 05 (30) /= ’1 ’
ELSE ( mul 2 05 (30 DOWNTO 0) ) ;
prod 2 06 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 06 (31) = ’0 ’ AND
mul 2 06 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 06 (31) = ’1 ’ AND
mul 2 06 (30) /= ’1 ’
ELSE ( mul 2 06 (30 DOWNTO 0) ) ;
prod 2 07 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 07 (31) = ’0 ’ AND
mul 2 07 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 07 (31) = ’1 ’ AND
mul 2 07 (30) /= ’1 ’
ELSE ( mul 2 07 (30 DOWNTO 0) ) ;
prod 2 08 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 08 (31) = ’0 ’ AND
mul 2 08 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 08 (31) = ’1 ’ AND
mul 2 08 (30) /= ’1 ’
ELSE ( mul 2 08 (30 DOWNTO 0) ) ;
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prod 2 09 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 09 (31) = ’0 ’ AND
mul 2 09 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 09 (31) = ’1 ’ AND
mul 2 09 (30) /= ’1 ’
ELSE ( mul 2 09 (30 DOWNTO 0) ) ;
prod 2 10 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 10 (31) = ’0 ’ AND
mul 2 10 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 10 (31) = ’1 ’ AND
mul 2 10 (30) /= ’1 ’
ELSE ( mul 2 10 (30 DOWNTO 0) ) ;
prod 2 11 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 11 (31) = ’0 ’ AND
mul 2 11 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 11 (31) = ’1 ’ AND
mul 2 11 (30) /= ’1 ’
ELSE ( mul 2 11 (30 DOWNTO 0) ) ;
prod 2 12 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 12 (31) = ’0 ’ AND
mul 2 12 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 12 (31) = ’1 ’ AND
mul 2 12 (30) /= ’1 ’
ELSE ( mul 2 12 (30 DOWNTO 0) ) ;
prod 2 13 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 13 (31) = ’0 ’ AND
mul 2 13 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 13 (31) = ’1 ’ AND
mul 2 13 (30) /= ’1 ’
ELSE ( mul 2 13 (30 DOWNTO 0) ) ;
prod 2 14 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 14 (31) = ’0 ’ AND
mul 2 14 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 14 (31) = ’1 ’ AND
mul 2 14 (30) /= ’1 ’
ELSE ( mul 2 14 (30 DOWNTO 0) ) ;
prod 2 15 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 15 (31) = ’0 ’ AND
mul 2 15 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 15 (31) = ’1 ’ AND
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mul 2 15 (30) /= ’1 ’
ELSE ( mul 2 15 (30 DOWNTO 0) ) ;
prod 2 16 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 16 (31) = ’0 ’ AND
mul 2 16 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 16 (31) = ’1 ’ AND
mul 2 16 (30) /= ’1 ’
ELSE ( mul 2 16 (30 DOWNTO 0) ) ;
prod 2 17 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 17 (31) = ’0 ’ AND
mul 2 17 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 17 (31) = ’1 ’ AND
mul 2 17 (30) /= ’1 ’
ELSE ( mul 2 17 (30 DOWNTO 0) ) ;
prod 2 18 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 18 (31) = ’0 ’ AND
mul 2 18 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 18 (31) = ’1 ’ AND
mul 2 18 (30) /= ’1 ’
ELSE ( mul 2 18 (30 DOWNTO 0) ) ;
prod 2 19 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 19 (31) = ’0 ’ AND
mul 2 19 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 19 (31) = ’1 ’ AND
mul 2 19 (30) /= ’1 ’
ELSE ( mul 2 19 (30 DOWNTO 0) ) ;
prod 2 20 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 2 20 (31) = ’0 ’ AND
mul 2 20 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 2 20 (31) = ’1 ’ AND
mul 2 20 (30) /= ’1 ’
ELSE ( mul 2 20 (30 DOWNTO 0) ) ;
prod 3 01 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 01 (31) = ’0 ’ AND
mul 3 01 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 01 (31) = ’1 ’ AND
mul 3 01 (30) /= ’1 ’
ELSE ( mul 3 01 (30 DOWNTO 0) ) ;
prod 3 02 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 02 (31) = ’0 ’ AND
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mul 3 02 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 02 (31) = ’1 ’ AND
mul 3 02 (30) /= ’1 ’
ELSE ( mul 3 02 (30 DOWNTO 0) ) ;
prod 3 03 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 03 (31) = ’0 ’ AND
mul 3 03 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 03 (31) = ’1 ’ AND
mul 3 03 (30) /= ’1 ’
ELSE ( mul 3 03 (30 DOWNTO 0) ) ;
prod 3 04 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 04 (31) = ’0 ’ AND
mul 3 04 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 04 (31) = ’1 ’ AND
mul 3 04 (30) /= ’1 ’
ELSE ( mul 3 04 (30 DOWNTO 0) ) ;
prod 3 05 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 05 (31) = ’0 ’ AND
mul 3 05 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 05 (31) = ’1 ’ AND
mul 3 05 (30) /= ’1 ’
ELSE ( mul 3 05 (30 DOWNTO 0) ) ;
prod 3 06 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 06 (31) = ’0 ’ AND
mul 3 06 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 06 (31) = ’1 ’ AND
mul 3 06 (30) /= ’1 ’
ELSE ( mul 3 06 (30 DOWNTO 0) ) ;
prod 3 07 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 07 (31) = ’0 ’ AND
mul 3 07 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 07 (31) = ’1 ’ AND
mul 3 07 (30) /= ’1 ’
ELSE ( mul 3 07 (30 DOWNTO 0) ) ;
prod 3 08 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 08 (31) = ’0 ’ AND
mul 3 08 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 08 (31) = ’1 ’ AND
mul 3 08 (30) /= ’1 ’
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ELSE ( mul 3 08 (30 DOWNTO 0) ) ;
prod 3 09 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 09 (31) = ’0 ’ AND
mul 3 09 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 09 (31) = ’1 ’ AND
mul 3 09 (30) /= ’1 ’
ELSE ( mul 3 09 (30 DOWNTO 0) ) ;
prod 3 10 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 10 (31) = ’0 ’ AND
mul 3 10 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 10 (31) = ’1 ’ AND
mul 3 10 (30) /= ’1 ’
ELSE ( mul 3 10 (30 DOWNTO 0) ) ;
prod 3 11 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 11 (31) = ’0 ’ AND
mul 3 11 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 11 (31) = ’1 ’ AND
mul 3 11 (30) /= ’1 ’
ELSE ( mul 3 11 (30 DOWNTO 0) ) ;
prod 3 12 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 12 (31) = ’0 ’ AND
mul 3 12 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 12 (31) = ’1 ’ AND
mul 3 12 (30) /= ’1 ’
ELSE ( mul 3 12 (30 DOWNTO 0) ) ;
prod 3 13 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 13 (31) = ’0 ’ AND
mul 3 13 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 13 (31) = ’1 ’ AND
mul 3 13 (30) /= ’1 ’
ELSE ( mul 3 13 (30 DOWNTO 0) ) ;
prod 3 14 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 14 (31) = ’0 ’ AND
mul 3 14 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 14 (31) = ’1 ’ AND
mul 3 14 (30) /= ’1 ’
ELSE ( mul 3 14 (30 DOWNTO 0) ) ;
prod 3 15 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 15 (31) = ’0 ’ AND
mul 3 15 (30) /= ’0 ’
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ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 15 (31) = ’1 ’ AND
mul 3 15 (30) /= ’1 ’
ELSE ( mul 3 15 (30 DOWNTO 0) ) ;
prod 3 16 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 16 (31) = ’0 ’ AND
mul 3 16 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 16 (31) = ’1 ’ AND
mul 3 16 (30) /= ’1 ’
ELSE ( mul 3 16 (30 DOWNTO 0) ) ;
prod 3 17 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 17 (31) = ’0 ’ AND
mul 3 17 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 17 (31) = ’1 ’ AND
mul 3 17 (30) /= ’1 ’
ELSE ( mul 3 17 (30 DOWNTO 0) ) ;
prod 3 18 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 18 (31) = ’0 ’ AND
mul 3 18 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 18 (31) = ’1 ’ AND
mul 3 18 (30) /= ’1 ’
ELSE ( mul 3 18 (30 DOWNTO 0) ) ;
prod 3 19 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 19 (31) = ’0 ’ AND
mul 3 19 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 19 (31) = ’1 ’ AND
mul 3 19 (30) /= ’1 ’
ELSE ( mul 3 19 (30 DOWNTO 0) ) ;
prod 3 20 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 3 20 (31) = ’0 ’ AND
mul 3 20 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 3 20 (31) = ’1 ’ AND
mul 3 20 (30) /= ’1 ’
ELSE ( mul 3 20 (30 DOWNTO 0) ) ;
prod 4 01 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 01 (31) = ’0 ’ AND
mul 4 01 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 01 (31) = ’1 ’ AND
mul 4 01 (30) /= ’1 ’
ELSE ( mul 4 01 (30 DOWNTO 0) ) ;
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prod 4 02 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 02 (31) = ’0 ’ AND
mul 4 02 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 02 (31) = ’1 ’ AND
mul 4 02 (30) /= ’1 ’
ELSE ( mul 4 02 (30 DOWNTO 0) ) ;
prod 4 03 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 03 (31) = ’0 ’ AND
mul 4 03 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 03 (31) = ’1 ’ AND
mul 4 03 (30) /= ’1 ’
ELSE ( mul 4 03 (30 DOWNTO 0) ) ;
prod 4 04 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 04 (31) = ’0 ’ AND
mul 4 04 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 04 (31) = ’1 ’ AND
mul 4 04 (30) /= ’1 ’
ELSE ( mul 4 04 (30 DOWNTO 0) ) ;
prod 4 05 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 05 (31) = ’0 ’ AND
mul 4 05 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 05 (31) = ’1 ’ AND
mul 4 05 (30) /= ’1 ’
ELSE ( mul 4 05 (30 DOWNTO 0) ) ;
prod 4 06 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 06 (31) = ’0 ’ AND
mul 4 06 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 06 (31) = ’1 ’ AND
mul 4 06 (30) /= ’1 ’
ELSE ( mul 4 06 (30 DOWNTO 0) ) ;
prod 4 07 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 07 (31) = ’0 ’ AND
mul 4 07 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 07 (31) = ’1 ’ AND
mul 4 07 (30) /= ’1 ’
ELSE ( mul 4 07 (30 DOWNTO 0) ) ;
prod 4 08 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 08 (31) = ’0 ’ AND
mul 4 08 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 08 (31) = ’1 ’ AND
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mul 4 08 (30) /= ’1 ’
ELSE ( mul 4 08 (30 DOWNTO 0) ) ;
prod 4 09 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 09 (31) = ’0 ’ AND
mul 4 09 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 09 (31) = ’1 ’ AND
mul 4 09 (30) /= ’1 ’
ELSE ( mul 4 09 (30 DOWNTO 0) ) ;
prod 4 10 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 10 (31) = ’0 ’ AND
mul 4 10 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 10 (31) = ’1 ’ AND
mul 4 10 (30) /= ’1 ’
ELSE ( mul 4 10 (30 DOWNTO 0) ) ;
prod 4 11 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 11 (31) = ’0 ’ AND
mul 4 11 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 11 (31) = ’1 ’ AND
mul 4 11 (30) /= ’1 ’
ELSE ( mul 4 11 (30 DOWNTO 0) ) ;
prod 4 12 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 12 (31) = ’0 ’ AND
mul 4 12 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 12 (31) = ’1 ’ AND
mul 4 12 (30) /= ’1 ’
ELSE ( mul 4 12 (30 DOWNTO 0) ) ;
prod 4 13 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 13 (31) = ’0 ’ AND
mul 4 13 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 13 (31) = ’1 ’ AND
mul 4 13 (30) /= ’1 ’
ELSE ( mul 4 13 (30 DOWNTO 0) ) ;
prod 4 14 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 14 (31) = ’0 ’ AND
mul 4 14 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 14 (31) = ’1 ’ AND
mul 4 14 (30) /= ’1 ’
ELSE ( mul 4 14 (30 DOWNTO 0) ) ;
prod 4 15 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 15 (31) = ’0 ’ AND
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mul 4 15 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 15 (31) = ’1 ’ AND
mul 4 15 (30) /= ’1 ’
ELSE ( mul 4 15 (30 DOWNTO 0) ) ;
prod 4 16 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 16 (31) = ’0 ’ AND
mul 4 16 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 16 (31) = ’1 ’ AND
mul 4 16 (30) /= ’1 ’
ELSE ( mul 4 16 (30 DOWNTO 0) ) ;
prod 4 17 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 17 (31) = ’0 ’ AND
mul 4 17 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 17 (31) = ’1 ’ AND
mul 4 17 (30) /= ’1 ’
ELSE ( mul 4 17 (30 DOWNTO 0) ) ;
prod 4 18 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 18 (31) = ’0 ’ AND
mul 4 18 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 18 (31) = ’1 ’ AND
mul 4 18 (30) /= ’1 ’
ELSE ( mul 4 18 (30 DOWNTO 0) ) ;
prod 4 19 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 19 (31) = ’0 ’ AND
mul 4 19 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 19 (31) = ’1 ’ AND
mul 4 19 (30) /= ’1 ’
ELSE ( mul 4 19 (30 DOWNTO 0) ) ;
prod 4 20 <= (30 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN mul 4 20 (31) = ’0 ’ AND
mul 4 20 (30) /= ’0 ’
ELSE (30 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN mul 4 20 (31) = ’1 ’ AND
mul 4 20 (30) /= ’1 ’
ELSE ( mul 4 20 (30 DOWNTO 0) ) ;
p r o d p i p e p r o c e s s : PROCESS ( c lk , r e s e t )
BEGIN
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IF r e s e t = ’1 ’ THEN
prod p ipe 1 01 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 02 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 03 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 04 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 05 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 06 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 07 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 08 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 09 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 10 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 11 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 12 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 13 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 14 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 15 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 16 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 17 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 18 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 19 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 20 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 1 21 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 01 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 02 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 03 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 04 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 05 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 06 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 07 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 08 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 09 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 10 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 11 <= (OTHERS => ’ 0 ’ ) ;
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prod p ipe 2 12 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 13 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 14 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 15 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 16 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 17 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 18 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 19 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 2 20 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 01 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 02 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 03 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 04 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 05 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 06 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 07 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 08 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 09 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 10 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 11 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 12 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 13 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 14 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 15 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 16 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 17 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 18 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 19 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 3 20 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 01 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 02 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 03 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 04 <= (OTHERS => ’ 0 ’ ) ;
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prod p ipe 4 05 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 06 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 07 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 08 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 09 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 10 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 11 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 12 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 13 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 14 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 15 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 16 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 17 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 18 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 19 <= (OTHERS => ’ 0 ’ ) ;
p rod p ipe 4 20 <= (OTHERS => ’ 0 ’ ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
prod p ipe 1 01 <= prod 1 01 ;
p rod p ipe 1 02 <= prod 1 02 ;
p rod p ipe 1 03 <= prod 1 03 ;
p rod p ipe 1 04 <= prod 1 04 ;
p rod p ipe 1 05 <= prod 1 05 ;
p rod p ipe 1 06 <= prod 1 06 ;
p rod p ipe 1 07 <= prod 1 07 ;
p rod p ipe 1 08 <= prod 1 08 ;
p rod p ipe 1 09 <= prod 1 09 ;
p rod p ipe 1 10 <= prod 1 10 ;
p rod p ipe 1 11 <= prod 1 11 ;
p rod p ipe 1 12 <= prod 1 12 ;
p rod p ipe 1 13 <= prod 1 13 ;
p rod p ipe 1 14 <= prod 1 14 ;
p rod p ipe 1 15 <= prod 1 15 ;
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prod p ipe 1 16 <= prod 1 16 ;
p rod p ipe 1 17 <= prod 1 17 ;
p rod p ipe 1 18 <= prod 1 18 ;
p rod p ipe 1 19 <= prod 1 19 ;
p rod p ipe 1 20 <= prod 1 20 ;
p rod p ipe 1 21 <= prod 1 21 ;
p rod p ipe 2 01 <= prod 2 01 ;
p rod p ipe 2 02 <= prod 2 02 ;
p rod p ipe 2 03 <= prod 2 03 ;
p rod p ipe 2 04 <= prod 2 04 ;
p rod p ipe 2 05 <= prod 2 05 ;
p rod p ipe 2 06 <= prod 2 06 ;
p rod p ipe 2 07 <= prod 2 07 ;
p rod p ipe 2 08 <= prod 2 08 ;
p rod p ipe 2 09 <= prod 2 09 ;
p rod p ipe 2 10 <= prod 2 10 ;
p rod p ipe 2 11 <= prod 2 11 ;
p rod p ipe 2 12 <= prod 2 12 ;
p rod p ipe 2 13 <= prod 2 13 ;
p rod p ipe 2 14 <= prod 2 14 ;
p rod p ipe 2 15 <= prod 2 15 ;
p rod p ipe 2 16 <= prod 2 16 ;
p rod p ipe 2 17 <= prod 2 17 ;
p rod p ipe 2 18 <= prod 2 18 ;
p rod p ipe 2 19 <= prod 2 19 ;
p rod p ipe 2 20 <= prod 2 20 ;
p rod p ipe 3 01 <= prod 3 01 ;
p rod p ipe 3 02 <= prod 3 02 ;
p rod p ipe 3 03 <= prod 3 03 ;
p rod p ipe 3 04 <= prod 3 04 ;
p rod p ipe 3 05 <= prod 3 05 ;
p rod p ipe 3 06 <= prod 3 06 ;
p rod p ipe 3 07 <= prod 3 07 ;
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prod p ipe 3 08 <= prod 3 08 ;
p rod p ipe 3 09 <= prod 3 09 ;
p rod p ipe 3 10 <= prod 3 10 ;
p rod p ipe 3 11 <= prod 3 11 ;
p rod p ipe 3 12 <= prod 3 12 ;
p rod p ipe 3 13 <= prod 3 13 ;
p rod p ipe 3 14 <= prod 3 14 ;
p rod p ipe 3 15 <= prod 3 15 ;
p rod p ipe 3 16 <= prod 3 16 ;
p rod p ipe 3 17 <= prod 3 17 ;
p rod p ipe 3 18 <= prod 3 18 ;
p rod p ipe 3 19 <= prod 3 19 ;
p rod p ipe 3 20 <= prod 3 20 ;
p rod p ipe 4 01 <= prod 4 01 ;
p rod p ipe 4 02 <= prod 4 02 ;
p rod p ipe 4 03 <= prod 4 03 ;
p rod p ipe 4 04 <= prod 4 04 ;
p rod p ipe 4 05 <= prod 4 05 ;
p rod p ipe 4 06 <= prod 4 06 ;
p rod p ipe 4 07 <= prod 4 07 ;
p rod p ipe 4 08 <= prod 4 08 ;
p rod p ipe 4 09 <= prod 4 09 ;
p rod p ipe 4 10 <= prod 4 10 ;
p rod p ipe 4 11 <= prod 4 11 ;
p rod p ipe 4 12 <= prod 4 12 ;
p rod p ipe 4 13 <= prod 4 13 ;
p rod p ipe 4 14 <= prod 4 14 ;
p rod p ipe 4 15 <= prod 4 15 ;
p rod p ipe 4 16 <= prod 4 16 ;
p rod p ipe 4 17 <= prod 4 17 ;
p rod p ipe 4 18 <= prod 4 18 ;
p rod p ipe 4 19 <= prod 4 19 ;




END PROCESS p r o d p i p e p r o c e s s ;
add ca s t 1 01 <= r e s i z e ( prod p ipe 1 01 , 33) ;
add ca s t 1 02 <= r e s i z e ( prod p ipe 1 02 , 33) ;
add ca s t 1 03 <= r e s i z e ( prod p ipe 1 03 , 33) ;
add ca s t 1 04 <= r e s i z e ( prod p ipe 1 04 , 33) ;
add ca s t 1 05 <= r e s i z e ( prod p ipe 1 05 , 33) ;
add ca s t 1 06 <= r e s i z e ( prod p ipe 1 06 , 33) ;
add ca s t 1 07 <= r e s i z e ( prod p ipe 1 07 , 33) ;
add ca s t 1 08 <= r e s i z e ( prod p ipe 1 08 , 33) ;
add ca s t 1 09 <= r e s i z e ( prod p ipe 1 09 , 33) ;
add ca s t 1 10 <= r e s i z e ( prod p ipe 1 10 , 33) ;
add ca s t 1 11 <= r e s i z e ( prod p ipe 1 11 , 33) ;
add ca s t 1 12 <= r e s i z e ( prod p ipe 1 12 , 33) ;
add ca s t 1 13 <= r e s i z e ( prod p ipe 1 13 , 33) ;
add ca s t 1 14 <= r e s i z e ( prod p ipe 1 14 , 33) ;
add ca s t 1 15 <= r e s i z e ( prod p ipe 1 15 , 33) ;
add ca s t 1 16 <= r e s i z e ( prod p ipe 1 16 , 33) ;
add ca s t 1 17 <= r e s i z e ( prod p ipe 1 17 , 33) ;
add ca s t 1 18 <= r e s i z e ( prod p ipe 1 18 , 33) ;
add ca s t 1 19 <= r e s i z e ( prod p ipe 1 19 , 33) ;
add ca s t 1 20 <= r e s i z e ( prod p ipe 1 20 , 33) ;
add ca s t 1 21 <= r e s i z e ( prod p ipe 2 01 , 33) ;
add ca s t 1 22 <= r e s i z e ( prod p ipe 2 02 , 33) ;
add ca s t 1 23 <= r e s i z e ( prod p ipe 2 03 , 33) ;
add ca s t 1 24 <= r e s i z e ( prod p ipe 2 04 , 33) ;
add ca s t 1 25 <= r e s i z e ( prod p ipe 2 05 , 33) ;
add ca s t 1 26 <= r e s i z e ( prod p ipe 2 06 , 33) ;
add ca s t 1 27 <= r e s i z e ( prod p ipe 2 07 , 33) ;
add ca s t 1 28 <= r e s i z e ( prod p ipe 2 08 , 33) ;
add ca s t 1 29 <= r e s i z e ( prod p ipe 2 09 , 33) ;
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add ca s t 1 30 <= r e s i z e ( prod p ipe 2 10 , 33) ;
add ca s t 1 31 <= r e s i z e ( prod p ipe 2 11 , 33) ;
add ca s t 1 32 <= r e s i z e ( prod p ipe 2 12 , 33) ;
add ca s t 1 33 <= r e s i z e ( prod p ipe 2 13 , 33) ;
add ca s t 1 34 <= r e s i z e ( prod p ipe 2 14 , 33) ;
add ca s t 1 35 <= r e s i z e ( prod p ipe 2 15 , 33) ;
add ca s t 1 36 <= r e s i z e ( prod p ipe 2 16 , 33) ;
add ca s t 1 37 <= r e s i z e ( prod p ipe 2 17 , 33) ;
add ca s t 1 38 <= r e s i z e ( prod p ipe 2 18 , 33) ;
add ca s t 1 39 <= r e s i z e ( prod p ipe 2 19 , 33) ;
add ca s t 1 40 <= r e s i z e ( prod p ipe 2 20 , 33) ;
add ca s t 1 41 <= r e s i z e ( prod p ipe 3 01 , 33) ;
add ca s t 1 42 <= r e s i z e ( prod p ipe 3 02 , 33) ;
add ca s t 1 43 <= r e s i z e ( prod p ipe 3 03 , 33) ;
add ca s t 1 44 <= r e s i z e ( prod p ipe 3 04 , 33) ;
add ca s t 1 45 <= r e s i z e ( prod p ipe 3 05 , 33) ;
add ca s t 1 46 <= r e s i z e ( prod p ipe 3 06 , 33) ;
add ca s t 1 47 <= r e s i z e ( prod p ipe 3 07 , 33) ;
add ca s t 1 48 <= r e s i z e ( prod p ipe 3 08 , 33) ;
add ca s t 1 49 <= r e s i z e ( prod p ipe 3 09 , 33) ;
add ca s t 1 50 <= r e s i z e ( prod p ipe 3 10 , 33) ;
add ca s t 1 51 <= r e s i z e ( prod p ipe 3 11 , 33) ;
add ca s t 1 52 <= r e s i z e ( prod p ipe 3 12 , 33) ;
add ca s t 1 53 <= r e s i z e ( prod p ipe 3 13 , 33) ;
add ca s t 1 54 <= r e s i z e ( prod p ipe 3 14 , 33) ;
add ca s t 1 55 <= r e s i z e ( prod p ipe 3 15 , 33) ;
add ca s t 1 56 <= r e s i z e ( prod p ipe 3 16 , 33) ;
add ca s t 1 57 <= r e s i z e ( prod p ipe 3 17 , 33) ;
add ca s t 1 58 <= r e s i z e ( prod p ipe 3 18 , 33) ;
add ca s t 1 59 <= r e s i z e ( prod p ipe 3 19 , 33) ;
add ca s t 1 60 <= r e s i z e ( prod p ipe 3 20 , 33) ;
add ca s t 1 61 <= r e s i z e ( prod p ipe 4 01 , 33) ;
add ca s t 1 62 <= r e s i z e ( prod p ipe 4 02 , 33) ;
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add ca s t 1 63 <= r e s i z e ( prod p ipe 4 03 , 33) ;
add ca s t 1 64 <= r e s i z e ( prod p ipe 4 04 , 33) ;
add ca s t 1 65 <= r e s i z e ( prod p ipe 4 05 , 33) ;
add ca s t 1 66 <= r e s i z e ( prod p ipe 4 06 , 33) ;
add ca s t 1 67 <= r e s i z e ( prod p ipe 4 07 , 33) ;
add ca s t 1 68 <= r e s i z e ( prod p ipe 4 08 , 33) ;
add ca s t 1 69 <= r e s i z e ( prod p ipe 4 09 , 33) ;
add ca s t 1 70 <= r e s i z e ( prod p ipe 4 10 , 33) ;
add ca s t 1 71 <= r e s i z e ( prod p ipe 4 11 , 33) ;
add ca s t 1 72 <= r e s i z e ( prod p ipe 4 12 , 33) ;
add ca s t 1 73 <= r e s i z e ( prod p ipe 4 13 , 33) ;
add ca s t 1 74 <= r e s i z e ( prod p ipe 4 14 , 33) ;
add ca s t 1 75 <= r e s i z e ( prod p ipe 4 15 , 33) ;
add ca s t 1 76 <= r e s i z e ( prod p ipe 4 16 , 33) ;
add ca s t 1 77 <= r e s i z e ( prod p ipe 4 17 , 33) ;
add ca s t 1 78 <= r e s i z e ( prod p ipe 4 18 , 33) ;
add ca s t 1 79 <= r e s i z e ( prod p ipe 4 19 , 33) ;
add ca s t 1 80 <= r e s i z e ( prod p ipe 4 20 , 33) ;
add temp 1 01 <= r e s i z e ( add cas t 1 01 , 34) + r e s i z e ( add cas t 1 02 , 34)
;
add temp 1 02 <= r e s i z e ( add cas t 1 03 , 34) + r e s i z e ( add cas t 1 04 , 34)
;
add temp 1 03 <= r e s i z e ( add cas t 1 05 , 34) + r e s i z e ( add cas t 1 06 , 34)
;
add temp 1 04 <= r e s i z e ( add cas t 1 07 , 34) + r e s i z e ( add cas t 1 08 , 34)
;
add temp 1 05 <= r e s i z e ( add cas t 1 09 , 34) + r e s i z e ( add cas t 1 10 , 34)
;
add temp 1 06 <= r e s i z e ( add cas t 1 11 , 34) + r e s i z e ( add cas t 1 12 , 34)
;
add temp 1 07 <= r e s i z e ( add cas t 1 13 , 34) + r e s i z e ( add cas t 1 14 , 34)
;
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add temp 1 08 <= r e s i z e ( add cas t 1 15 , 34) + r e s i z e ( add cas t 1 16 , 34)
;
add temp 1 09 <= r e s i z e ( add cas t 1 17 , 34) + r e s i z e ( add cas t 1 18 , 34)
;
add temp 1 10 <= r e s i z e ( add cas t 1 19 , 34) + r e s i z e ( add cas t 1 20 , 34)
;
add temp 1 11 <= r e s i z e ( add cas t 1 21 , 34) + r e s i z e ( add cas t 1 22 , 34)
;
add temp 1 12 <= r e s i z e ( add cas t 1 23 , 34) + r e s i z e ( add cas t 1 24 , 34)
;
add temp 1 13 <= r e s i z e ( add cas t 1 25 , 34) + r e s i z e ( add cas t 1 26 , 34)
;
add temp 1 14 <= r e s i z e ( add cas t 1 27 , 34) + r e s i z e ( add cas t 1 28 , 34)
;
add temp 1 15 <= r e s i z e ( add cas t 1 29 , 34) + r e s i z e ( add cas t 1 30 , 34)
;
add temp 1 16 <= r e s i z e ( add cas t 1 31 , 34) + r e s i z e ( add cas t 1 32 , 34)
;
add temp 1 17 <= r e s i z e ( add cas t 1 33 , 34) + r e s i z e ( add cas t 1 34 , 34)
;
add temp 1 18 <= r e s i z e ( add cas t 1 35 , 34) + r e s i z e ( add cas t 1 36 , 34)
;
add temp 1 19 <= r e s i z e ( add cas t 1 37 , 34) + r e s i z e ( add cas t 1 38 , 34)
;
add temp 1 20 <= r e s i z e ( add cas t 1 39 , 34) + r e s i z e ( add cas t 1 40 , 34)
;
add temp 1 21 <= r e s i z e ( add cas t 1 41 , 34) + r e s i z e ( add cas t 1 42 , 34)
;
add temp 1 22 <= r e s i z e ( add cas t 1 43 , 34) + r e s i z e ( add cas t 1 44 , 34)
;
add temp 1 23 <= r e s i z e ( add cas t 1 45 , 34) + r e s i z e ( add cas t 1 46 , 34)
;
add temp 1 24 <= r e s i z e ( add cas t 1 47 , 34) + r e s i z e ( add cas t 1 48 , 34)
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;
add temp 1 25 <= r e s i z e ( add cas t 1 49 , 34) + r e s i z e ( add cas t 1 50 , 34)
;
add temp 1 26 <= r e s i z e ( add cas t 1 51 , 34) + r e s i z e ( add cas t 1 52 , 34)
;
add temp 1 27 <= r e s i z e ( add cas t 1 53 , 34) + r e s i z e ( add cas t 1 54 , 34)
;
add temp 1 28 <= r e s i z e ( add cas t 1 55 , 34) + r e s i z e ( add cas t 1 56 , 34)
;
add temp 1 29 <= r e s i z e ( add cas t 1 57 , 34) + r e s i z e ( add cas t 1 58 , 34)
;
add temp 1 30 <= r e s i z e ( add cas t 1 59 , 34) + r e s i z e ( add cas t 1 60 , 34)
;
add temp 1 31 <= r e s i z e ( add cas t 1 61 , 34) + r e s i z e ( add cas t 1 62 , 34)
;
add temp 1 32 <= r e s i z e ( add cas t 1 63 , 34) + r e s i z e ( add cas t 1 64 , 34)
;
add temp 1 33 <= r e s i z e ( add cas t 1 65 , 34) + r e s i z e ( add cas t 1 66 , 34)
;
add temp 1 34 <= r e s i z e ( add cas t 1 67 , 34) + r e s i z e ( add cas t 1 68 , 34)
;
add temp 1 35 <= r e s i z e ( add cas t 1 69 , 34) + r e s i z e ( add cas t 1 70 , 34)
;
add temp 1 36 <= r e s i z e ( add cas t 1 71 , 34) + r e s i z e ( add cas t 1 72 , 34)
;
add temp 1 37 <= r e s i z e ( add cas t 1 73 , 34) + r e s i z e ( add cas t 1 74 , 34)
;
add temp 1 38 <= r e s i z e ( add cas t 1 75 , 34) + r e s i z e ( add cas t 1 76 , 34)
;
add temp 1 39 <= r e s i z e ( add cas t 1 77 , 34) + r e s i z e ( add cas t 1 78 , 34)
;
add temp 1 40 <= r e s i z e ( add cas t 1 79 , 34) + r e s i z e ( add cas t 1 80 , 34)
;
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sumvector1 (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 01 (33) =
’0 ’ AND add temp 1 01 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 01 (33) = ’1 ’ AND
add temp 1 01 (32) /= ’1 ’
ELSE ( add temp 1 01 (32 DOWNTO 0) ) ;
sumvector1 (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 02 (33) =
’0 ’ AND add temp 1 02 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 02 (33) = ’1 ’ AND
add temp 1 02 (32) /= ’1 ’
ELSE ( add temp 1 02 (32 DOWNTO 0) ) ;
sumvector1 (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 03 (33) =
’0 ’ AND add temp 1 03 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 03 (33) = ’1 ’ AND
add temp 1 03 (32) /= ’1 ’
ELSE ( add temp 1 03 (32 DOWNTO 0) ) ;
sumvector1 (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 04 (33) =
’0 ’ AND add temp 1 04 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 04 (33) = ’1 ’ AND
add temp 1 04 (32) /= ’1 ’
ELSE ( add temp 1 04 (32 DOWNTO 0) ) ;
sumvector1 (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 05 (33) =
’0 ’ AND add temp 1 05 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 05 (33) = ’1 ’ AND
add temp 1 05 (32) /= ’1 ’
ELSE ( add temp 1 05 (32 DOWNTO 0) ) ;
sumvector1 (5 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 06 (33) =
’0 ’ AND add temp 1 06 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 06 (33) = ’1 ’ AND
add temp 1 06 (32) /= ’1 ’
ELSE ( add temp 1 06 (32 DOWNTO 0) ) ;
sumvector1 (6 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 07 (33) =
’0 ’ AND add temp 1 07 (32) /= ’0 ’
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ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 07 (33) = ’1 ’ AND
add temp 1 07 (32) /= ’1 ’
ELSE ( add temp 1 07 (32 DOWNTO 0) ) ;
sumvector1 (7 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 08 (33) =
’0 ’ AND add temp 1 08 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 08 (33) = ’1 ’ AND
add temp 1 08 (32) /= ’1 ’
ELSE ( add temp 1 08 (32 DOWNTO 0) ) ;
sumvector1 (8 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 09 (33) =
’0 ’ AND add temp 1 09 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 09 (33) = ’1 ’ AND
add temp 1 09 (32) /= ’1 ’
ELSE ( add temp 1 09 (32 DOWNTO 0) ) ;
sumvector1 (9 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 10 (33) =
’0 ’ AND add temp 1 10 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 10 (33) = ’1 ’ AND
add temp 1 10 (32) /= ’1 ’
ELSE ( add temp 1 10 (32 DOWNTO 0) ) ;
sumvector1 (10) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 11 (33) =
’0 ’ AND add temp 1 11 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 11 (33) = ’1 ’ AND
add temp 1 11 (32) /= ’1 ’
ELSE ( add temp 1 11 (32 DOWNTO 0) ) ;
sumvector1 (11) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 12 (33) =
’0 ’ AND add temp 1 12 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 12 (33) = ’1 ’ AND
add temp 1 12 (32) /= ’1 ’
ELSE ( add temp 1 12 (32 DOWNTO 0) ) ;
sumvector1 (12) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 13 (33) =
’0 ’ AND add temp 1 13 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 13 (33) = ’1 ’ AND
add temp 1 13 (32) /= ’1 ’
ELSE ( add temp 1 13 (32 DOWNTO 0) ) ;
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sumvector1 (13) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 14 (33) =
’0 ’ AND add temp 1 14 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 14 (33) = ’1 ’ AND
add temp 1 14 (32) /= ’1 ’
ELSE ( add temp 1 14 (32 DOWNTO 0) ) ;
sumvector1 (14) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 15 (33) =
’0 ’ AND add temp 1 15 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 15 (33) = ’1 ’ AND
add temp 1 15 (32) /= ’1 ’
ELSE ( add temp 1 15 (32 DOWNTO 0) ) ;
sumvector1 (15) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 16 (33) =
’0 ’ AND add temp 1 16 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 16 (33) = ’1 ’ AND
add temp 1 16 (32) /= ’1 ’
ELSE ( add temp 1 16 (32 DOWNTO 0) ) ;
sumvector1 (16) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 17 (33) =
’0 ’ AND add temp 1 17 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 17 (33) = ’1 ’ AND
add temp 1 17 (32) /= ’1 ’
ELSE ( add temp 1 17 (32 DOWNTO 0) ) ;
sumvector1 (17) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 18 (33) =
’0 ’ AND add temp 1 18 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 18 (33) = ’1 ’ AND
add temp 1 18 (32) /= ’1 ’
ELSE ( add temp 1 18 (32 DOWNTO 0) ) ;
sumvector1 (18) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 19 (33) =
’0 ’ AND add temp 1 19 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 19 (33) = ’1 ’ AND
add temp 1 19 (32) /= ’1 ’
ELSE ( add temp 1 19 (32 DOWNTO 0) ) ;
sumvector1 (19) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 20 (33) =
’0 ’ AND add temp 1 20 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 20 (33) = ’1 ’ AND
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add temp 1 20 (32) /= ’1 ’
ELSE ( add temp 1 20 (32 DOWNTO 0) ) ;
sumvector1 (20) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 21 (33) =
’0 ’ AND add temp 1 21 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 21 (33) = ’1 ’ AND
add temp 1 21 (32) /= ’1 ’
ELSE ( add temp 1 21 (32 DOWNTO 0) ) ;
sumvector1 (21) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 22 (33) =
’0 ’ AND add temp 1 22 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 22 (33) = ’1 ’ AND
add temp 1 22 (32) /= ’1 ’
ELSE ( add temp 1 22 (32 DOWNTO 0) ) ;
sumvector1 (22) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 23 (33) =
’0 ’ AND add temp 1 23 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 23 (33) = ’1 ’ AND
add temp 1 23 (32) /= ’1 ’
ELSE ( add temp 1 23 (32 DOWNTO 0) ) ;
sumvector1 (23) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 24 (33) =
’0 ’ AND add temp 1 24 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 24 (33) = ’1 ’ AND
add temp 1 24 (32) /= ’1 ’
ELSE ( add temp 1 24 (32 DOWNTO 0) ) ;
sumvector1 (24) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 25 (33) =
’0 ’ AND add temp 1 25 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 25 (33) = ’1 ’ AND
add temp 1 25 (32) /= ’1 ’
ELSE ( add temp 1 25 (32 DOWNTO 0) ) ;
sumvector1 (25) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 26 (33) =
’0 ’ AND add temp 1 26 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 26 (33) = ’1 ’ AND
add temp 1 26 (32) /= ’1 ’
ELSE ( add temp 1 26 (32 DOWNTO 0) ) ;
sumvector1 (26) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 27 (33) =
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’ 0 ’ AND add temp 1 27 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 27 (33) = ’1 ’ AND
add temp 1 27 (32) /= ’1 ’
ELSE ( add temp 1 27 (32 DOWNTO 0) ) ;
sumvector1 (27) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 28 (33) =
’0 ’ AND add temp 1 28 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 28 (33) = ’1 ’ AND
add temp 1 28 (32) /= ’1 ’
ELSE ( add temp 1 28 (32 DOWNTO 0) ) ;
sumvector1 (28) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 29 (33) =
’0 ’ AND add temp 1 29 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 29 (33) = ’1 ’ AND
add temp 1 29 (32) /= ’1 ’
ELSE ( add temp 1 29 (32 DOWNTO 0) ) ;
sumvector1 (29) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 30 (33) =
’0 ’ AND add temp 1 30 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 30 (33) = ’1 ’ AND
add temp 1 30 (32) /= ’1 ’
ELSE ( add temp 1 30 (32 DOWNTO 0) ) ;
sumvector1 (30) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 31 (33) =
’0 ’ AND add temp 1 31 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 31 (33) = ’1 ’ AND
add temp 1 31 (32) /= ’1 ’
ELSE ( add temp 1 31 (32 DOWNTO 0) ) ;
sumvector1 (31) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 32 (33) =
’0 ’ AND add temp 1 32 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 32 (33) = ’1 ’ AND
add temp 1 32 (32) /= ’1 ’
ELSE ( add temp 1 32 (32 DOWNTO 0) ) ;
sumvector1 (32) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 33 (33) =
’0 ’ AND add temp 1 33 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 33 (33) = ’1 ’ AND
add temp 1 33 (32) /= ’1 ’
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ELSE ( add temp 1 33 (32 DOWNTO 0) ) ;
sumvector1 (33) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 34 (33) =
’0 ’ AND add temp 1 34 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 34 (33) = ’1 ’ AND
add temp 1 34 (32) /= ’1 ’
ELSE ( add temp 1 34 (32 DOWNTO 0) ) ;
sumvector1 (34) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 35 (33) =
’0 ’ AND add temp 1 35 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 35 (33) = ’1 ’ AND
add temp 1 35 (32) /= ’1 ’
ELSE ( add temp 1 35 (32 DOWNTO 0) ) ;
sumvector1 (35) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 36 (33) =
’0 ’ AND add temp 1 36 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 36 (33) = ’1 ’ AND
add temp 1 36 (32) /= ’1 ’
ELSE ( add temp 1 36 (32 DOWNTO 0) ) ;
sumvector1 (36) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 37 (33) =
’0 ’ AND add temp 1 37 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 37 (33) = ’1 ’ AND
add temp 1 37 (32) /= ’1 ’
ELSE ( add temp 1 37 (32 DOWNTO 0) ) ;
sumvector1 (37) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 38 (33) =
’0 ’ AND add temp 1 38 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 38 (33) = ’1 ’ AND
add temp 1 38 (32) /= ’1 ’
ELSE ( add temp 1 38 (32 DOWNTO 0) ) ;
sumvector1 (38) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 39 (33) =
’0 ’ AND add temp 1 39 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 39 (33) = ’1 ’ AND
add temp 1 39 (32) /= ’1 ’
ELSE ( add temp 1 39 (32 DOWNTO 0) ) ;
sumvector1 (39) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 1 40 (33) =
’0 ’ AND add temp 1 40 (32) /= ’0 ’
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ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 1 40 (33) = ’1 ’ AND
add temp 1 40 (32) /= ’1 ’
ELSE ( add temp 1 40 (32 DOWNTO 0) ) ;
sumvector1 (40) <= r e s i z e ( prod p ipe 1 21 , 33) ;
s u m d e l a y p i p e l i n e p r o c e s s 1 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine1 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
sumde lay p ipe l ine1 (0 TO 40) <= sumvector1 (0 TO 40) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 1 ;
add ca s t 2 01 <= sumde lay p ipe l ine1 (0 ) ;
add ca s t 2 02 <= sumde lay p ipe l ine1 (1 ) ;
add ca s t 2 03 <= sumde lay p ipe l ine1 (2 ) ;
add ca s t 2 04 <= sumde lay p ipe l ine1 (3 ) ;
add ca s t 2 05 <= sumde lay p ipe l ine1 (4 ) ;
add ca s t 2 06 <= sumde lay p ipe l ine1 (5 ) ;
add ca s t 2 07 <= sumde lay p ipe l ine1 (6 ) ;
add ca s t 2 08 <= sumde lay p ipe l ine1 (7 ) ;
add ca s t 2 09 <= sumde lay p ipe l ine1 (8 ) ;
add ca s t 2 10 <= sumde lay p ipe l ine1 (9 ) ;
add ca s t 2 11 <= sumde lay p ipe l ine1 (10) ;
add ca s t 2 12 <= sumde lay p ipe l ine1 (11) ;
add ca s t 2 13 <= sumde lay p ipe l ine1 (12) ;
add ca s t 2 14 <= sumde lay p ipe l ine1 (13) ;
add ca s t 2 15 <= sumde lay p ipe l ine1 (14) ;
add ca s t 2 16 <= sumde lay p ipe l ine1 (15) ;
add ca s t 2 17 <= sumde lay p ipe l ine1 (16) ;
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add ca s t 2 18 <= sumde lay p ipe l ine1 (17) ;
add ca s t 2 19 <= sumde lay p ipe l ine1 (18) ;
add ca s t 2 20 <= sumde lay p ipe l ine1 (19) ;
add ca s t 2 21 <= sumde lay p ipe l ine1 (20) ;
add ca s t 2 22 <= sumde lay p ipe l ine1 (21) ;
add ca s t 2 23 <= sumde lay p ipe l ine1 (22) ;
add ca s t 2 24 <= sumde lay p ipe l ine1 (23) ;
add ca s t 2 25 <= sumde lay p ipe l ine1 (24) ;
add ca s t 2 26 <= sumde lay p ipe l ine1 (25) ;
add ca s t 2 27 <= sumde lay p ipe l ine1 (26) ;
add ca s t 2 28 <= sumde lay p ipe l ine1 (27) ;
add ca s t 2 29 <= sumde lay p ipe l ine1 (28) ;
add ca s t 2 30 <= sumde lay p ipe l ine1 (29) ;
add ca s t 2 31 <= sumde lay p ipe l ine1 (30) ;
add ca s t 2 32 <= sumde lay p ipe l ine1 (31) ;
add ca s t 2 33 <= sumde lay p ipe l ine1 (32) ;
add ca s t 2 34 <= sumde lay p ipe l ine1 (33) ;
add ca s t 2 35 <= sumde lay p ipe l ine1 (34) ;
add ca s t 2 36 <= sumde lay p ipe l ine1 (35) ;
add ca s t 2 37 <= sumde lay p ipe l ine1 (36) ;
add ca s t 2 38 <= sumde lay p ipe l ine1 (37) ;
add ca s t 2 39 <= sumde lay p ipe l ine1 (38) ;
add ca s t 2 40 <= sumde lay p ipe l ine1 (39) ;
add temp 2 01 <= r e s i z e ( add cas t 2 01 , 34) + r e s i z e ( add cas t 2 02 , 34)
;
add temp 2 02 <= r e s i z e ( add cas t 2 03 , 34) + r e s i z e ( add cas t 2 04 , 34)
;
add temp 2 03 <= r e s i z e ( add cas t 2 05 , 34) + r e s i z e ( add cas t 2 06 , 34)
;
add temp 2 04 <= r e s i z e ( add cas t 2 07 , 34) + r e s i z e ( add cas t 2 08 , 34)
;
add temp 2 05 <= r e s i z e ( add cas t 2 09 , 34) + r e s i z e ( add cas t 2 10 , 34)
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;
add temp 2 06 <= r e s i z e ( add cas t 2 11 , 34) + r e s i z e ( add cas t 2 12 , 34)
;
add temp 2 07 <= r e s i z e ( add cas t 2 13 , 34) + r e s i z e ( add cas t 2 14 , 34)
;
add temp 2 08 <= r e s i z e ( add cas t 2 15 , 34) + r e s i z e ( add cas t 2 16 , 34)
;
add temp 2 09 <= r e s i z e ( add cas t 2 17 , 34) + r e s i z e ( add cas t 2 18 , 34)
;
add temp 2 10 <= r e s i z e ( add cas t 2 19 , 34) + r e s i z e ( add cas t 2 20 , 34)
;
add temp 2 11 <= r e s i z e ( add cas t 2 21 , 34) + r e s i z e ( add cas t 2 22 , 34)
;
add temp 2 12 <= r e s i z e ( add cas t 2 23 , 34) + r e s i z e ( add cas t 2 24 , 34)
;
add temp 2 13 <= r e s i z e ( add cas t 2 25 , 34) + r e s i z e ( add cas t 2 26 , 34)
;
add temp 2 14 <= r e s i z e ( add cas t 2 27 , 34) + r e s i z e ( add cas t 2 28 , 34)
;
add temp 2 15 <= r e s i z e ( add cas t 2 29 , 34) + r e s i z e ( add cas t 2 30 , 34)
;
add temp 2 16 <= r e s i z e ( add cas t 2 31 , 34) + r e s i z e ( add cas t 2 32 , 34)
;
add temp 2 17 <= r e s i z e ( add cas t 2 33 , 34) + r e s i z e ( add cas t 2 34 , 34)
;
add temp 2 18 <= r e s i z e ( add cas t 2 35 , 34) + r e s i z e ( add cas t 2 36 , 34)
;
add temp 2 19 <= r e s i z e ( add cas t 2 37 , 34) + r e s i z e ( add cas t 2 38 , 34)
;
add temp 2 20 <= r e s i z e ( add cas t 2 39 , 34) + r e s i z e ( add cas t 2 40 , 34)
;
sumvector2 (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 01 (33) =
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’ 0 ’ AND add temp 2 01 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 01 (33) = ’1 ’ AND
add temp 2 01 (32) /= ’1 ’
ELSE ( add temp 2 01 (32 DOWNTO 0) ) ;
sumvector2 (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 02 (33) =
’0 ’ AND add temp 2 02 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 02 (33) = ’1 ’ AND
add temp 2 02 (32) /= ’1 ’
ELSE ( add temp 2 02 (32 DOWNTO 0) ) ;
sumvector2 (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 03 (33) =
’0 ’ AND add temp 2 03 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 03 (33) = ’1 ’ AND
add temp 2 03 (32) /= ’1 ’
ELSE ( add temp 2 03 (32 DOWNTO 0) ) ;
sumvector2 (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 04 (33) =
’0 ’ AND add temp 2 04 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 04 (33) = ’1 ’ AND
add temp 2 04 (32) /= ’1 ’
ELSE ( add temp 2 04 (32 DOWNTO 0) ) ;
sumvector2 (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 05 (33) =
’0 ’ AND add temp 2 05 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 05 (33) = ’1 ’ AND
add temp 2 05 (32) /= ’1 ’
ELSE ( add temp 2 05 (32 DOWNTO 0) ) ;
sumvector2 (5 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 06 (33) =
’0 ’ AND add temp 2 06 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 06 (33) = ’1 ’ AND
add temp 2 06 (32) /= ’1 ’
ELSE ( add temp 2 06 (32 DOWNTO 0) ) ;
sumvector2 (6 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 07 (33) =
’0 ’ AND add temp 2 07 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 07 (33) = ’1 ’ AND
add temp 2 07 (32) /= ’1 ’
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ELSE ( add temp 2 07 (32 DOWNTO 0) ) ;
sumvector2 (7 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 08 (33) =
’0 ’ AND add temp 2 08 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 08 (33) = ’1 ’ AND
add temp 2 08 (32) /= ’1 ’
ELSE ( add temp 2 08 (32 DOWNTO 0) ) ;
sumvector2 (8 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 09 (33) =
’0 ’ AND add temp 2 09 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 09 (33) = ’1 ’ AND
add temp 2 09 (32) /= ’1 ’
ELSE ( add temp 2 09 (32 DOWNTO 0) ) ;
sumvector2 (9 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 10 (33) =
’0 ’ AND add temp 2 10 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 10 (33) = ’1 ’ AND
add temp 2 10 (32) /= ’1 ’
ELSE ( add temp 2 10 (32 DOWNTO 0) ) ;
sumvector2 (10) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 11 (33) =
’0 ’ AND add temp 2 11 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 11 (33) = ’1 ’ AND
add temp 2 11 (32) /= ’1 ’
ELSE ( add temp 2 11 (32 DOWNTO 0) ) ;
sumvector2 (11) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 12 (33) =
’0 ’ AND add temp 2 12 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 12 (33) = ’1 ’ AND
add temp 2 12 (32) /= ’1 ’
ELSE ( add temp 2 12 (32 DOWNTO 0) ) ;
sumvector2 (12) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 13 (33) =
’0 ’ AND add temp 2 13 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 13 (33) = ’1 ’ AND
add temp 2 13 (32) /= ’1 ’
ELSE ( add temp 2 13 (32 DOWNTO 0) ) ;
sumvector2 (13) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 14 (33) =
’0 ’ AND add temp 2 14 (32) /= ’0 ’
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ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 14 (33) = ’1 ’ AND
add temp 2 14 (32) /= ’1 ’
ELSE ( add temp 2 14 (32 DOWNTO 0) ) ;
sumvector2 (14) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 15 (33) =
’0 ’ AND add temp 2 15 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 15 (33) = ’1 ’ AND
add temp 2 15 (32) /= ’1 ’
ELSE ( add temp 2 15 (32 DOWNTO 0) ) ;
sumvector2 (15) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 16 (33) =
’0 ’ AND add temp 2 16 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 16 (33) = ’1 ’ AND
add temp 2 16 (32) /= ’1 ’
ELSE ( add temp 2 16 (32 DOWNTO 0) ) ;
sumvector2 (16) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 17 (33) =
’0 ’ AND add temp 2 17 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 17 (33) = ’1 ’ AND
add temp 2 17 (32) /= ’1 ’
ELSE ( add temp 2 17 (32 DOWNTO 0) ) ;
sumvector2 (17) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 18 (33) =
’0 ’ AND add temp 2 18 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 18 (33) = ’1 ’ AND
add temp 2 18 (32) /= ’1 ’
ELSE ( add temp 2 18 (32 DOWNTO 0) ) ;
sumvector2 (18) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 19 (33) =
’0 ’ AND add temp 2 19 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 19 (33) = ’1 ’ AND
add temp 2 19 (32) /= ’1 ’
ELSE ( add temp 2 19 (32 DOWNTO 0) ) ;
sumvector2 (19) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 2 20 (33) =
’0 ’ AND add temp 2 20 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 2 20 (33) = ’1 ’ AND
add temp 2 20 (32) /= ’1 ’
ELSE ( add temp 2 20 (32 DOWNTO 0) ) ;
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sumvector2 (20) <= sumde lay p ipe l ine1 (40) ;
s u m d e l a y p i p e l i n e p r o c e s s 2 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine2 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
sumde lay p ipe l ine2 (0 TO 20) <= sumvector2 (0 TO 20) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 2 ;
add ca s t 3 01 <= sumde lay p ipe l ine2 (0 ) ;
add ca s t 3 02 <= sumde lay p ipe l ine2 (1 ) ;
add ca s t 3 03 <= sumde lay p ipe l ine2 (2 ) ;
add ca s t 3 04 <= sumde lay p ipe l ine2 (3 ) ;
add ca s t 3 05 <= sumde lay p ipe l ine2 (4 ) ;
add ca s t 3 06 <= sumde lay p ipe l ine2 (5 ) ;
add ca s t 3 07 <= sumde lay p ipe l ine2 (6 ) ;
add ca s t 3 08 <= sumde lay p ipe l ine2 (7 ) ;
add ca s t 3 09 <= sumde lay p ipe l ine2 (8 ) ;
add ca s t 3 10 <= sumde lay p ipe l ine2 (9 ) ;
add ca s t 3 11 <= sumde lay p ipe l ine2 (10) ;
add ca s t 3 12 <= sumde lay p ipe l ine2 (11) ;
add ca s t 3 13 <= sumde lay p ipe l ine2 (12) ;
add ca s t 3 14 <= sumde lay p ipe l ine2 (13) ;
add ca s t 3 15 <= sumde lay p ipe l ine2 (14) ;
add ca s t 3 16 <= sumde lay p ipe l ine2 (15) ;
add ca s t 3 17 <= sumde lay p ipe l ine2 (16) ;
add ca s t 3 18 <= sumde lay p ipe l ine2 (17) ;
add ca s t 3 19 <= sumde lay p ipe l ine2 (18) ;
add ca s t 3 20 <= sumde lay p ipe l ine2 (19) ;
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add temp 3 01 <= r e s i z e ( add cas t 3 01 , 34) + r e s i z e ( add cas t 3 02 , 34)
;
add temp 3 02 <= r e s i z e ( add cas t 3 03 , 34) + r e s i z e ( add cas t 3 04 , 34)
;
add temp 3 03 <= r e s i z e ( add cas t 3 05 , 34) + r e s i z e ( add cas t 3 06 , 34)
;
add temp 3 04 <= r e s i z e ( add cas t 3 07 , 34) + r e s i z e ( add cas t 3 08 , 34)
;
add temp 3 05 <= r e s i z e ( add cas t 3 09 , 34) + r e s i z e ( add cas t 3 10 , 34)
;
add temp 3 06 <= r e s i z e ( add cas t 3 11 , 34) + r e s i z e ( add cas t 3 12 , 34)
;
add temp 3 07 <= r e s i z e ( add cas t 3 13 , 34) + r e s i z e ( add cas t 3 14 , 34)
;
add temp 3 08 <= r e s i z e ( add cas t 3 15 , 34) + r e s i z e ( add cas t 3 16 , 34)
;
add temp 3 09 <= r e s i z e ( add cas t 3 17 , 34) + r e s i z e ( add cas t 3 18 , 34)
;
add temp 3 10 <= r e s i z e ( add cas t 3 19 , 34) + r e s i z e ( add cas t 3 20 , 34)
;
sumvector3 (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 01 (33) =
’0 ’ AND add temp 3 01 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 01 (33) = ’1 ’ AND
add temp 3 01 (32) /= ’1 ’
ELSE ( add temp 3 01 (32 DOWNTO 0) ) ;
sumvector3 (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 02 (33) =
’0 ’ AND add temp 3 02 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 02 (33) = ’1 ’ AND
add temp 3 02 (32) /= ’1 ’
ELSE ( add temp 3 02 (32 DOWNTO 0) ) ;
sumvector3 (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 03 (33) =
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’ 0 ’ AND add temp 3 03 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 03 (33) = ’1 ’ AND
add temp 3 03 (32) /= ’1 ’
ELSE ( add temp 3 03 (32 DOWNTO 0) ) ;
sumvector3 (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 04 (33) =
’0 ’ AND add temp 3 04 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 04 (33) = ’1 ’ AND
add temp 3 04 (32) /= ’1 ’
ELSE ( add temp 3 04 (32 DOWNTO 0) ) ;
sumvector3 (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 05 (33) =
’0 ’ AND add temp 3 05 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 05 (33) = ’1 ’ AND
add temp 3 05 (32) /= ’1 ’
ELSE ( add temp 3 05 (32 DOWNTO 0) ) ;
sumvector3 (5 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 06 (33) =
’0 ’ AND add temp 3 06 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 06 (33) = ’1 ’ AND
add temp 3 06 (32) /= ’1 ’
ELSE ( add temp 3 06 (32 DOWNTO 0) ) ;
sumvector3 (6 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 07 (33) =
’0 ’ AND add temp 3 07 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 07 (33) = ’1 ’ AND
add temp 3 07 (32) /= ’1 ’
ELSE ( add temp 3 07 (32 DOWNTO 0) ) ;
sumvector3 (7 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 08 (33) =
’0 ’ AND add temp 3 08 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 08 (33) = ’1 ’ AND
add temp 3 08 (32) /= ’1 ’
ELSE ( add temp 3 08 (32 DOWNTO 0) ) ;
sumvector3 (8 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 09 (33) =
’0 ’ AND add temp 3 09 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 09 (33) = ’1 ’ AND
add temp 3 09 (32) /= ’1 ’
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ELSE ( add temp 3 09 (32 DOWNTO 0) ) ;
sumvector3 (9 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 3 10 (33) =
’0 ’ AND add temp 3 10 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 3 10 (33) = ’1 ’ AND
add temp 3 10 (32) /= ’1 ’
ELSE ( add temp 3 10 (32 DOWNTO 0) ) ;
sumvector3 (10) <= sumde lay p ipe l ine2 (20) ;
s u m d e l a y p i p e l i n e p r o c e s s 3 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine3 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
sumde lay p ipe l ine3 (0 TO 10) <= sumvector3 (0 TO 10) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 3 ;
add ca s t 4 01 <= sumde lay p ipe l ine3 (0 ) ;
add ca s t 4 02 <= sumde lay p ipe l ine3 (1 ) ;
add ca s t 4 03 <= sumde lay p ipe l ine3 (2 ) ;
add ca s t 4 04 <= sumde lay p ipe l ine3 (3 ) ;
add ca s t 4 05 <= sumde lay p ipe l ine3 (4 ) ;
add ca s t 4 06 <= sumde lay p ipe l ine3 (5 ) ;
add ca s t 4 07 <= sumde lay p ipe l ine3 (6 ) ;
add ca s t 4 08 <= sumde lay p ipe l ine3 (7 ) ;
add ca s t 4 09 <= sumde lay p ipe l ine3 (8 ) ;
add ca s t 4 10 <= sumde lay p ipe l ine3 (9 ) ;
add temp 4 01 <= r e s i z e ( add cas t 4 01 , 34) + r e s i z e ( add cas t 4 02 , 34)
;
add temp 4 02 <= r e s i z e ( add cas t 4 03 , 34) + r e s i z e ( add cas t 4 04 , 34)
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;
add temp 4 03 <= r e s i z e ( add cas t 4 05 , 34) + r e s i z e ( add cas t 4 06 , 34)
;
add temp 4 04 <= r e s i z e ( add cas t 4 07 , 34) + r e s i z e ( add cas t 4 08 , 34)
;
add temp 4 05 <= r e s i z e ( add cas t 4 09 , 34) + r e s i z e ( add cas t 4 10 , 34)
;
sumvector4 (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 01 (33) =
’0 ’ AND add temp 4 01 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 01 (33) = ’1 ’ AND
add temp 4 01 (32) /= ’1 ’
ELSE ( add temp 4 01 (32 DOWNTO 0) ) ;
sumvector4 (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 02 (33) =
’0 ’ AND add temp 4 02 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 02 (33) = ’1 ’ AND
add temp 4 02 (32) /= ’1 ’
ELSE ( add temp 4 02 (32 DOWNTO 0) ) ;
sumvector4 (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 03 (33) =
’0 ’ AND add temp 4 03 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 03 (33) = ’1 ’ AND
add temp 4 03 (32) /= ’1 ’
ELSE ( add temp 4 03 (32 DOWNTO 0) ) ;
sumvector4 (3 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 04 (33) =
’0 ’ AND add temp 4 04 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 04 (33) = ’1 ’ AND
add temp 4 04 (32) /= ’1 ’
ELSE ( add temp 4 04 (32 DOWNTO 0) ) ;
sumvector4 (4 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 4 05 (33) =
’0 ’ AND add temp 4 05 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 4 05 (33) = ’1 ’ AND
add temp 4 05 (32) /= ’1 ’
ELSE ( add temp 4 05 (32 DOWNTO 0) ) ;
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sumvector4 (5 ) <= sumde lay p ipe l ine3 (10) ;
s u m d e l a y p i p e l i n e p r o c e s s 4 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine4 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
sumde lay p ipe l ine4 (0 TO 5) <= sumvector4 (0 TO 5) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 4 ;
add ca s t 5 01 <= sumde lay p ipe l ine4 (0 ) ;
add ca s t 5 02 <= sumde lay p ipe l ine4 (1 ) ;
add ca s t 5 03 <= sumde lay p ipe l ine4 (2 ) ;
add ca s t 5 04 <= sumde lay p ipe l ine4 (3 ) ;
add ca s t 5 05 <= sumde lay p ipe l ine4 (4 ) ;
add ca s t 5 06 <= sumde lay p ipe l ine4 (5 ) ;
add temp 5 01 <= r e s i z e ( add cas t 5 01 , 34) + r e s i z e ( add cas t 5 02 , 34)
;
add temp 5 02 <= r e s i z e ( add cas t 5 03 , 34) + r e s i z e ( add cas t 5 04 , 34)
;
add temp 5 03 <= r e s i z e ( add cas t 5 05 , 34) + r e s i z e ( add cas t 5 06 , 34)
;
sumvector5 (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 5 01 (33) =
’0 ’ AND add temp 5 01 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 5 01 (33) = ’1 ’ AND
add temp 5 01 (32) /= ’1 ’
ELSE ( add temp 5 01 (32 DOWNTO 0) ) ;
sumvector5 (1 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 5 02 (33) =
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’ 0 ’ AND add temp 5 02 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 5 02 (33) = ’1 ’ AND
add temp 5 02 (32) /= ’1 ’
ELSE ( add temp 5 02 (32 DOWNTO 0) ) ;
sumvector5 (2 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 5 03 (33) =
’0 ’ AND add temp 5 03 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 5 03 (33) = ’1 ’ AND
add temp 5 03 (32) /= ’1 ’
ELSE ( add temp 5 03 (32 DOWNTO 0) ) ;
s u m d e l a y p i p e l i n e p r o c e s s 5 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine5 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
sumde lay p ipe l ine5 (0 TO 2) <= sumvector5 (0 TO 2) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 5 ;
add ca s t 6 01 <= sumde lay p ipe l ine5 (0 ) ;
add ca s t 6 02 <= sumde lay p ipe l ine5 (1 ) ;
add temp 6 01 <= r e s i z e ( add cas t 6 01 , 34) + r e s i z e ( add cas t 6 02 , 34)
;
sumvector6 (0 ) <= (32 => ’ 0 ’ , OTHERS => ’ 1 ’ ) WHEN add temp 6 01 (33) =
’0 ’ AND add temp 6 01 (32) /= ’0 ’
ELSE (32 => ’ 1 ’ , OTHERS => ’ 0 ’ ) WHEN add temp 6 01 (33) = ’1 ’ AND
add temp 6 01 (32) /= ’1 ’
ELSE ( add temp 6 01 (32 DOWNTO 0) ) ;
sumvector6 (1 ) <= sumde lay p ipe l ine5 (2 ) ;
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s u m d e l a y p i p e l i n e p r o c e s s 6 : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
sumde lay p ipe l ine6 <= (OTHERS => (OTHERS => ’ 0 ’ ) ) ;
ELSIF c lk ’ event AND c l k = ’1 ’ THEN
IF phase 0 = ’1 ’ THEN
sumde lay p ipe l ine6 (0 TO 1) <= sumvector6 (0 TO 1) ;
END IF ;
END IF ;
END PROCESS s u m d e l a y p i p e l i n e p r o c e s s 6 ;
add ca s t 7 01 <= sumde lay p ipe l ine6 (0 ) ;
add ca s t 7 02 <= sumde lay p ipe l ine6 (1 ) ;
add temp 7 01 <= r e s i z e ( add cas t 7 01 , 34) + r e s i z e ( add cas t 7 02 , 34)
;
sum7 <= s t d l o g i c v e c t o r ( add temp 7 01 ) ;
−− Assignment Statements
FIR Decimation out <= sum7 (33) ;





−− F i l e Name : BPSK Demodulator Baseband . vhd
−− Created : 2014−03−09 23 : 35 : 0 8
−−





−− Module : BPSK Demodulator Baseband
−− Source Path : CommSystem/BPSK Demodulator Baseband




USE IEEE . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY BPSK Demodulator Baseband IS
PORT( sym : IN s t d l o g i c ; −− s i gn
b i t
bin : OUT s t d l o g i c −− u f i x1
) ;
END BPSK Demodulator Baseband ;
ARCHITECTURE r t l OF BPSK Demodulator Baseband IS
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BEGIN
−− 0 −−> 1 −−> 0
−− 1 −−> −1 −−> 1
bin <= ’0 ’ WHEN sym = ’0 ’ ELSE ’ 1 ’ ;







−− Engineer : Matthew Al len
−−
−− Create Date : 18 : 4 6 : 2 0 03/26/2014
−− Design Name :
−− Module Name : ErrorCounter − Behaviora l
−− Pro j e c t Name :
−− Target Devices :
−− Tool v e r s i o n s :




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created




l ibrary IEEE ;
use IEEE . STD LOGIC 1164 .ALL;
use IEEE .NUMERIC STD.ALL;
entity ErrorCounter i s
Port ( c l k : in STD LOGIC;
r e s e t : in STD LOGIC;
473
txS ig : in STD LOGIC;
rxS ig : in STD LOGIC;
ledOut : out STD LOGIC VECTOR (7 downto 0) ) ;
end ErrorCounter ;
architecture Behaviora l of ErrorCounter i s
−− User Input Constant
constant delay : i n t e g e r := 128 ; −− delay between txS ig and
rxS ig
signal t x S i g r e g : STD LOGIC VECTOR(127 downto 0) ;
−− INSERT (DELAY − 1)
signal t x S i g d e l a y : STD LOGIC;
signal count : unsigned (7 downto 0) ;
signal en count : STD LOGIC;
begin
−− Delay r e g i s t e r f o r txS ig
t x S i g r e g p r o c e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
t x S i g r e g <= ( others => ’ 0 ’ ) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
t x S i g r e g <= ( t x S i g r e g (126 downto 0) & txS ig ) ;
−− INSERT (DELAY − 2)
END IF ;
END PROCESS t x S i g r e g p r o c e s s ;
−− Delayed txS ig
t x S i g d e l a y <= t x S i g r e g (127) ;
−− INSERT (DELAY − 1)
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−− Error counter enable
en count <= ’1 ’ WHEN t x S i g d e l a y /= rxS ig ELSE ’ 0 ’ ;
−− Error counter
c o u n t e r p r o c e s s : PROCESS ( c lk , r e s e t )
BEGIN
IF r e s e t = ’1 ’ THEN
count <= ( others => ’ 0 ’ ) ;
ELSIF c lk ’EVENT AND c l k = ’1 ’ THEN
IF en count = ’1 ’ THEN
IF count = to uns igned (255 ,8 ) THEN
count <= to uns igned (0 , 8 ) ;
ELSE
count <= count + to uns igned




END PROCESS c o u n t e r p r o c e s s ;
−− Output count to LEDs
ledOut <= s t d l o g i c v e c t o r ( count ) ;
end Behaviora l ;
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−− Create Date : 17 : 2 4 : 4 0 03/22/2014
−− Design Name :
−− Module Name : CommSystemTop − Behaviora l
−− Pro j e c t Name :
−− Target Devices :
−− Tool v e r s i o n s :




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created




l ibrary IEEE ;
use IEEE . STD LOGIC 1164 .ALL;
entity CommSystemTop i s
Port ( c l k : in STD LOGIC;
r e s e t : in STD LOGIC;
resetEC : in STD LOGIC;
LED : out STD LOGIC VECTOR (7 downto 0) ) ;
end CommSystemTop ;
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architecture Behaviora l of CommSystemTop i s
COMPONENT CommSystem IS
PORT( c l k : IN
s t d l o g i c ;
r e s e t : IN
s t d l o g i c ;
c l k e n a b l e : IN
s t d l o g i c ;
c e out :
OUT s t d l o g i c ;
PNSeq
: OUT s t d l o g i c ; −−
u f i x1
To DataSink :
OUT s t d l o g i c −− u f i x1
) ;
END COMPONENT;
COMPONENT ErrorCounter i s
Port ( c l k : in STD LOGIC;
r e s e t : in STD LOGIC;
txS ig : in STD LOGIC;
rxS ig : in STD LOGIC;
ledOut : out STD LOGIC VECTOR (7 downto 0) ) ;
end COMPONENT;
signal ce out : s t d l o g i c ;
signal txS ig : s t d l o g i c ;
signal rxS ig : s t d l o g i c ;
signal c l k e n a b l e : s t d l o g i c ;
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begin
c l k e n a b l e <= ’ 1 ’ ;
CommSystem1 : CommSystem
PORT MAP( c l k => c lk ,
r e s e t => r e s e t ,
c l k e n a b l e => c l k enab l e ,
c e out => ce out ,
PNSeq => txSig ,
To DataSink => rxS ig
) ;
ErrorCounter1 : ErrorCounter
PORT MAP( c l k => c lk ,
r e s e t => resetEC ,
txS ig => txSig ,
rxS ig => rxSig ,
ledOut => LED
) ;
end Behaviora l ;
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−− Create Date : 17 : 2 4 : 4 0 03/22/2014
−− Design Name :
−− Module Name : CommSystemTop − Behaviora l
−− Pro j e c t Name :
−− Target Devices :
−− Tool v e r s i o n s :




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created




l ibrary IEEE ;
use IEEE . STD LOGIC 1164 .ALL;
entity CommSystemTop i s
Port ( c l k : in STD LOGIC;
r e s e t : in STD LOGIC;
resetEC : in STD LOGIC;
LED : out STD LOGIC VECTOR (7 downto 0) ) ;
end CommSystemTop ;
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architecture Behaviora l of CommSystemTop i s
COMPONENT CommSystem IS
PORT( c l k : IN
s t d l o g i c ;
r e s e t : IN
s t d l o g i c ;
c l k e n a b l e : IN
s t d l o g i c ;
c e out :
OUT s t d l o g i c ;
PNSeq
: OUT s t d l o g i c ; −−
u f i x1
To DataSink :
OUT s t d l o g i c −− u f i x1
) ;
END COMPONENT;
COMPONENT ErrorCounter i s
Port ( c l k : in STD LOGIC;
r e s e t : in STD LOGIC;
txS ig : in STD LOGIC;
rxS ig : in STD LOGIC;
ledOut : out STD LOGIC VECTOR (7 downto 0) ) ;
end COMPONENT;
signal ce out : s t d l o g i c ;
signal txS ig : s t d l o g i c ;
signal rxS ig : s t d l o g i c ;
signal c l k e n a b l e : s t d l o g i c ;
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begin
c l k e n a b l e <= ’ 1 ’ ;
CommSystem1 : CommSystem
PORT MAP( c l k => c lk ,
r e s e t => r e s e t ,
c l k e n a b l e => c l k enab l e ,
c e out => ce out ,
PNSeq => txSig ,
To DataSink => rxS ig
) ;
ErrorCounter1 : ErrorCounter
PORT MAP( c l k => c lk ,
r e s e t => resetEC ,
txS ig => txSig ,
rxS ig => rxSig ,
ledOut => LED
) ;











−− Create Date : 17 : 3 2 : 5 5 03/22/2014
−− Design Name :
−− Module Name : EC TB. vhd
−− Pro j e c t Name : ModelDriven
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−





−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation
−− s imu la t i on model .
−−
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . c o n v s t d l o g i c v e c t o r ;
−− Uncomment the f o l l o w i n g l i b r a r y d e c l a r a t i o n i f us ing
−− a r i thmet i c f u n c t i o n s with Signed or Unsigned va lues
−−USE i e e e . numer ic std .ALL;
ENTITY EC TB IS
END EC TB;
ARCHITECTURE behavior OF EC TB IS




c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
txS ig : IN s t d l o g i c ;
rxS ig : IN s t d l o g i c ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal txS ig : s t d l o g i c := ’ 0 ’ ;
signal rxS ig : s t d l o g i c := ’ 0 ’ ;
−−Outputs
signal ledOut : s t d l o g i c v e c t o r (7 downto 0) ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE tx type IS ARRAY (0 to 5) of s t d l o g i c ;
TYPE rx type IS ARRAY (0 to 7) of s t d l o g i c ;
CONSTANT txInput : tx type := ( ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ ) ;
CONSTANT rxInput : rx type := ( ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ ) ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : ErrorCounter PORT MAP (
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c l k => c lk ,
r e s e t => r e s e t ,
txS ig => txSig ,
rxS ig => rxSig ,
ledOut => ledOut
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
r e s e t <= ’ 1 ’ ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait for 140 ns ;
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r e s e t <= ’ 1 ’ ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait ;
end process ;
t x p r o c e s s : process
begin
wait until r e s e t = ’ 1 ’ ;
wait until r e s e t = ’ 0 ’ ;
wait for c l k p e r i o d ∗0 . 2 5 ;
FOR j IN txInput ’RANGE LOOP
txS ig <= txInput ( j ) ;




r x p r o c e s s : process
begin
wait until r e s e t = ’ 1 ’ ;
wait until r e s e t = ’ 0 ’ ;
wait for c l k p e r i o d ∗0 . 2 5 ;
486
FOR k IN rxInput ’RANGE LOOP
rxS ig <= rxInput ( k ) ;






B.2 BPSK Model-Driven Design






−− Create Date : 12 : 3 3 : 5 6 03/20/2014
−− Design Name :
−− Module Name : overviewTB . vhd
−− Pro j e c t Name : Overview
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
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implementation
−− s imu la t i on model .
−−
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
ENTITY overviewTB IS
END overviewTB ;
ARCHITECTURE behavior OF overviewTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT CommSystem
PORT(
c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
c e out : OUT s t d l o g i c ;
PNSeq : OUT s t d l o g i c ;
p ip e r eg1 : OUT s t d l o g i c v e c t o r (1 downto 0) ;
c o e f count : OUT s t d l o g i c v e c t o r (1 downto 0) ;
i n t r e g 1 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 2 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 3 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 4 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t o u t : OUT s t d l o g i c v e c t o r (15 downto 0) ;
p ip e r eg2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
delaymatch1 : OUT s t d l o g i c v e c t o r (15 downto 0)
;
delaymatch2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
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en 1 : OUT s t d l o g i c ;
en 2 : OUT s t d l o g i c ;
en 3 : OUT s t d l o g i c ;
en 4 : OUT s t d l o g i c ;
dec SR 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec reg1 : OUT s t d l o g i c v e c t o r (30 downto 0) ;
dec reg2 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg3 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg4 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg5 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg6 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg7 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec out : OUT s t d l o g i c v e c t o r (15 downto 0) ;
p ip e r eg3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal c l k e n a b l e : s t d l o g i c := ’ 0 ’ ;
−−Outputs
signal PNSeq : s t d l o g i c ;
signal p ipe r eg1 : s t d l o g i c v e c t o r (1 downto 0) ;
signal coe f c ount : s t d l o g i c v e c t o r (1 downto 0) ;
signal i n t r e g 1 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 2 : s t d l o g i c v e c t o r (16 downto 0) ;
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signal i n t r e g 3 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 4 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t o u t : s t d l o g i c v e c t o r (15 downto 0) ;
signal p ipe r eg2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal delaymatch1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal delaymatch2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal en 1 : s t d l o g i c ;
signal en 2 : s t d l o g i c ;
signal en 3 : s t d l o g i c ;
signal en 4 : s t d l o g i c ;
signal d e c s r e n : s t d l o g i c v e c t o r (2 downto 0) ;
signal dec SR 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec reg1 : s t d l o g i c v e c t o r (30 downto 0) ;
signal dec reg2 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg3 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg4 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg5 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg6 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg7 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec out : s t d l o g i c v e c t o r (15 downto 0) ;
signal p ipe r eg3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal To DataSink : s t d l o g i c ;
signal ce out : s t d l o g i c ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE output type IS ARRAY (0 to 62) of s t d l o g i c ;
CONSTANT FIR out : output type := ( ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ ,
’ 1 ’ ,
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’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ ,
’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ ,
’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ ) ;
CONSTANT delay : i n t e g e r := 128 ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : CommSystem PORT MAP (
c l k => c lk ,
r e s e t => r e s e t ,
c l k e n a b l e => c l k enab l e ,
c e out => ce out ,
PNSeq => PNSeq ,
p ip e r eg1 => pipe reg1 ,
co e f c ount => coe f count ,
i n t r e g 1 => i n t r eg 1 ,
i n t r e g 2 => i n t r eg 2 ,
i n t r e g 3 => i n t r eg 3 ,
i n t r e g 4 => i n t r eg 4 ,
i n t o u t => i n t out ,
p ip e r eg2 => pipe reg2 ,
delaymatch1 => delaymatch1 ,
delaymatch2 => delaymatch2 ,
en 1 => en 1 ,
en 2 => en 2 ,
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en 3 => en 3 ,
en 4 => en 4 ,
dec SR 1 => dec SR 1 ,
dec SR 2 => dec SR 2 ,
dec SR 3 => dec SR 3 ,
dec SR 4 => dec SR 4 ,
dec reg1 => dec reg1 ,
dec reg2 => dec reg2 ,
dec reg3 => dec reg3 ,
dec reg4 => dec reg4 ,
dec reg5 => dec reg5 ,
dec reg6 => dec reg6 ,
dec reg7 => dec reg7 ,
dec out => dec out ,
p ip e r eg3 => pipe reg3 ,
To DataSink => To DataSink
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
d e c s r e n <= "001" when en 1 = ’1 ’ else
"010" when en 2 = ’1 ’
else




−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
c l k e n a b l e <= ’ 1 ’ ;
r e s e t <= ’ 1 ’ ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait for c l k p e r i o d ∗( de lay +65∗4) ;
c l k e n a b l e <= ’ 0 ’ ;
wait for c l k p e r i o d ∗5 ;
c l k e n a b l e <= ’ 1 ’ ;
wait for c l k p e r i o d ∗8 ;
r e s e t <= ’ 1 ’ ;
wait for c l k p e r i o d ;




−−−−−−−−−−− Output V e r i f i c a t i o n −−−−−−−−−−−−−−−−
ouput proces s : process
begin
wait until r e s e t = ’ 1 ’ ;
wait until r i s i n g e d g e ( c l k ) ;
wait until r i s i n g e d g e ( c l k ) ;
wait for c l k p e r i o d ∗delay ;
FOR j IN FIR out ’RANGE LOOP
ASSERT To DataSink = FIR out ( j )
REPORT "Incorrect Output"
SEVERITY ERROR;












−− Create Date : 01 : 3 0 : 5 3 03/21/2014
−− Design Name :
−− Module Name : BPSKModTB. vhd
−− Pro j e c t Name : BPSKMod
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY BPSKModTB IS
END BPSKModTB;
ARCHITECTURE behavior OF BPSKModTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT BPSK Modulator Baseband
PORT(
in0 : IN s t d l o g i c ;
ou t0 r e : OUT s t d l o g i c v e c t o r (1 downto 0) ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal in0 : s t d l o g i c := ’ 1 ’ ;
−−Outputs
signal out0 r e : s t d l o g i c v e c t o r (1 downto 0) ;
signal out0 im : s t d l o g i c v e c t o r (1 downto 0) ;
constant c l k p e r i o d : time := 10 ns ;
BEGIN
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−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : BPSK Modulator Baseband PORT MAP (
in0 => in0 ,
ou t0 r e => out0 re ,
out0 im => out0 im
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗11 ;
in0 <= ’ 1 ’ ;
wait for c l k p e r i o d ∗2 ;
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in0 <= ’ 0 ’ ;
wait for c l k p e r i o d ∗2 ;
ASSERT out0 r e = "01"
REPORT "Output Incorrect"
SEVERITY NOTE;
ASSERT out0 im = "00"
REPORT "Output Incorrect"
SEVERITY NOTE;
wait for c l k p e r i o d ∗2 ;
in0 <= ’ 1 ’ ;
wait for c l k p e r i o d ∗2 ;
ASSERT out0 r e = "11"
REPORT "Output Incorrect"
SEVERITY NOTE;
ASSERT out0 im = "00"
REPORT "Output Incorrect"
SEVERITY NOTE;
wait for c l k p e r i o d ∗2 ;












−− Create Date : 17 : 1 1 : 4 6 03/21/2014
−− Design Name :
−− Module Name : InterpTB . vhd
−− Pro j e c t Name : Inte rp
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . c o n v s t d l o g i c v e c t o r ;
USE i e e e . s t d l o g i c a r i t h . c o n v i n t e g e r ;
ENTITY InterpTB IS
END InterpTB ;
ARCHITECTURE behavior OF InterpTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT FIR Inte rpo la t i on
PORT(
c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n r e : IN s t d l o g i c v e c t o r (1 downto 0) ;
F IR I n t e rp o l a t i o n i n i m : IN s t d l o g i c v e c t o r (1 downto 0) ;
c o e f c ount : OUT s t d l o g i c v e c t o r (1 downto 0) ;
i n t r e g 1 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 2 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 3 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 4 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
F I R I n t e r p o l a t i o n o u t r e : OUT s t d l o g i c v e c t o r (15 downto 0) ;





signal c l k : s t d l o g i c := ’ 0 ’ ;
signal enb 1 1 1 : s t d l o g i c := ’ 1 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal F I R I n t e r p o l a t i o n i n r e : s t d l o g i c v e c t o r (1 downto 0) := (
others => ’ 0 ’ ) ;
signal F IR I n t e rp o l a t i o n i n i m : s t d l o g i c v e c t o r (1 downto 0) := (
others => ’ 0 ’ ) ;
−−Outputs
signal coe f count : s t d l o g i c v e c t o r (1 downto 0) ;
signal i n t r e g 1 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 2 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 3 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 4 : s t d l o g i c v e c t o r (16 downto 0) ;
signal F I R I n t e r p o l a t i o n o u t r e : s t d l o g i c v e c t o r (15 downto 0) ;
signal FIR Inte rpo la t i on out im : s t d l o g i c v e c t o r (15 downto 0) ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE c o e f t y p e IS ARRAY (0 to 83) of i n t e g e r ;
CONSTANT FIR out : c o e f t y p e := (5 , −41, −52, −13, 41 , 60 , 20 ,
−48, −83, −43,
48 , 113 , 88 , −19, −124, −132, −25, 112 , 152 , 46 , −123, −187,
−48, 210 , 348 ,
163 , −300, −699, −615, 99 , 1070 , 1542 , 869 , −901, −2790 , −3256 ,
−1052 , 3897 ,
10188 , 15453 , 17504 , 15453 , 10188 , 3897 , −1052 , −3256 , −2790 ,
−901, 869 ,
1542 , 1070 , 99 , −615, −699, −300, 163 , 348 , 210 , −48, −187,
−123, 46 , 152 ,
112 , −25, −132, −124, −19, 88 , 113 , 48 , −43, −83, −48, 20 , 60 ,
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41 , −13,
−52, −41, 5 , 0 , 0 , 0) ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : F IR Inte rpo la t i on PORT MAP (
c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
F I R I n t e r p o l a t i o n i n r e => F I R I n t e r p o l a t i o n i n r e ,
F IR I n t e rp o l a t i o n i n i m => FIR Inte rpo l a t i on in im ,
coe f count => coe f count ,
i n t r e g 1 => i n t r eg 1 ,
i n t r e g 2 => i n t r eg 2 ,
i n t r e g 3 => i n t r eg 3 ,
i n t r e g 4 => i n t r eg 4 ,
F I R I n t e r p o l a t i o n o u t r e => FIR In t e rpo l a t i on ou t r e ,
F IR Inte rpo la t i on out im => FIR Inte rpo la t i on out im
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
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begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
r e s e t <= ’ 1 ’ ;
enb 1 1 1 <= ’ 1 ’ ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
F I R I n t e r p o l a t i o n i n r e <= "01" ;
wait for c l k p e r i o d ∗4 ;
F I R I n t e r p o l a t i o n i n r e <= "00" ;
−−−−−−−−−−−− Star t Test ing
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
wait for c l k p e r i o d ;
FOR j IN FIR out ’RANGE LOOP
ASSERT F I R I n t e r p o l a t i o n o u t r e =
c o n v s t d l o g i c v e c t o r ( FIR out ( j ) ,16)
REPORT "Incorrect Output"
SEVERITY ERROR;













−− Create Date : 13 : 3 9 : 1 5 03/22/2014
−− Design Name :
−− Module Name : Interp MaxTB . vhd
−− Pro j e c t Name : Inte rp
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . conv s igned ;
ENTITY Interp MaxTB IS
END Interp MaxTB ;
ARCHITECTURE behavior OF Interp MaxTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT FIR Inte rpo la t i on
PORT(
c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n r e : IN s t d l o g i c v e c t o r (1 downto 0) ;
F IR I n t e rp o l a t i o n i n i m : IN s t d l o g i c v e c t o r (1 downto 0) ;
c o e f c ount : OUT s t d l o g i c v e c t o r (1 downto 0) ;
i n t r e g 1 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 2 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 3 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
i n t r e g 4 : OUT s t d l o g i c v e c t o r (16 downto 0) ;
F I R I n t e r p o l a t i o n o u t r e : OUT s t d l o g i c v e c t o r (15 downto 0) ;





signal c l k : s t d l o g i c := ’ 0 ’ ;
signal enb 1 1 1 : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal F I R I n t e r p o l a t i o n i n r e : s t d l o g i c v e c t o r (1 downto 0) := (
others => ’ 0 ’ ) ;
signal F IR I n t e rp o l a t i o n i n i m : s t d l o g i c v e c t o r (1 downto 0) := (
others => ’ 0 ’ ) ;
−−Outputs
signal coe f count : s t d l o g i c v e c t o r (1 downto 0) ;
signal i n t r e g 1 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 2 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 3 : s t d l o g i c v e c t o r (16 downto 0) ;
signal i n t r e g 4 : s t d l o g i c v e c t o r (16 downto 0) ;
signal F I R I n t e r p o l a t i o n o u t r e : s t d l o g i c v e c t o r (15 downto 0) ;
signal FIR Inte rpo la t i on out im : s t d l o g i c v e c t o r (15 downto 0) ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE i nput type IS ARRAY (0 to 19) of i n t e g e r ;
CONSTANT FIR in : input type := (−1 , 1 , 1 , −1, 1 , −1, −1, 1 , −1,
1 ,
1 , −1, 1 , −1, −1, 1 , −1, 1 , 1 , −1) ;
TYPE output type IS ARRAY (0 to 79) of i n t e g e r ;
CONSTANT FIR out : output type := (−5 , 41 , 52 , 13 , −36, −101,
−72, 35 ,
129 , 62 , −80, −174, −135, 77 , 244 , 210 , −6,
−275, −300, −30, 305 ,
424 , 100 , −444, −713, −281, 608 , 1261 , 1000 ,
−312, −1814 , −2287 ,
−1007 , 1625 , 3908 , 3919 , 653 , −5286 , −11708 ,
−16024 , −16359 , −12275 ,
509
−4468 , 5497 , 15635 , 23819 , 27770 , 25794 , 17642 ,
5133 , −7768 , −16475 ,
−17725 , −11182 , 100 , 11162 , 17317 , 16164 , 8076 ,
−4147 , −16648 , −25896 ,
−29340 , −26029 , −16777 , −4046 , 8296 , 16256 ,
17141 , 10773 , −72, −10839 ,
−17048 , −16181 , −8324 , 3913 , 16637 , 26106 ,
29584 , 26106) ;
CONSTANT delay : i n t e g e r := 5 ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : F IR Inte rpo la t i on PORT MAP (
c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
F I R I n t e r p o l a t i o n i n r e => F I R I n t e r p o l a t i o n i n r e ,
F IR I n t e rp o l a t i o n i n i m => FIR Inte rpo l a t i on in im ,
coe f count => coe f count ,
i n t r e g 1 => i n t r eg 1 ,
i n t r e g 2 => i n t r eg 2 ,
i n t r e g 3 => i n t r eg 3 ,
i n t r e g 4 => i n t r eg 4 ,
F I R I n t e r p o l a t i o n o u t r e => FIR In t e rpo l a t i on ou t r e ,
F IR Inte rpo la t i on out im => FIR Inte rpo la t i on out im
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
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wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
−−−−−−−−−−−− Input −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
FOR j IN FIR in ’RANGE LOOP
IF j = 0 THEN
r e s e t <= ’ 1 ’ ;
enb 1 1 1 <= ’ 1 ’ ;
F I R I n t e r p o l a t i o n i n r e <=
s t d l o g i c v e c t o r ( conv s igned ( FIR in (
j ) , 2 ) ) ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait for c l k p e r i o d ∗3 . 5 1 ;
ELSE
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F I R I n t e r p o l a t i o n i n r e <=
s t d l o g i c v e c t o r ( conv s igned ( FIR in (
j ) , 2 ) ) ;
wait for c l k p e r i o d ∗4 ;
END IF ;
END LOOP;
F I R I n t e r p o l a t i o n i n r e <= "00" ;
wait ;
end process ;
−−−−−−−−−−− Output V e r i f i c a t i o n −−−−−−−−−−−−−−−−
ouput proces s : process
begin
wait until r e s e t = ’ 1 ’ ;
wait until r e s e t = ’ 0 ’ ;
wait for c l k p e r i o d ∗delay ;
FOR j IN FIR out ’RANGE LOOP
ASSERT F I R I n t e r p o l a t i o n o u t r e =
s t d l o g i c v e c t o r ( conv s igned ( FIR out ( j ) ,16) )
REPORT "Incorrect Output"
SEVERITY ERROR;













−− Create Date : 00 : 2 6 : 2 5 03/23/2014
−− Design Name :
−− Module Name : Decim ImpulseTB . vhd
−− Pro j e c t Name : Decim
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . conv s igned ;
−−USE i e e e . numer ic std .ALL;
ENTITY Decim ImpulseTB IS
END Decim ImpulseTB ;
ARCHITECTURE behavior OF Decim ImpulseTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT FIR Decimation
PORT(
c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
FIR Dec imat ion in re : IN s t d l o g i c v e c t o r (15 downto 0) ;
FIR Decimation in im : IN s t d l o g i c v e c t o r (15 downto 0) ;
en 1 : OUT s t d l o g i c ;
en 2 : OUT s t d l o g i c ;
en 3 : OUT s t d l o g i c ;
en 4 : OUT s t d l o g i c ;
dec SR 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec reg1 : OUT s t d l o g i c v e c t o r (30 downto 0) ;
dec reg2 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg3 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
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dec reg4 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg5 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg6 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg7 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
FIR Decimat ion out re : OUT s t d l o g i c v e c t o r (15 downto 0) ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal enb 1 1 1 : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal FIR Dec imat ion in re : s t d l o g i c v e c t o r (15 downto 0) := (
others => ’ 0 ’ ) ;
signal FIR Decimation in im : s t d l o g i c v e c t o r (15 downto 0) := (
others => ’ 0 ’ ) ;
−−Outputs
signal en 1 : s t d l o g i c ;
signal en 2 : s t d l o g i c ;
signal en 3 : s t d l o g i c ;
signal en 4 : s t d l o g i c ;
signal dec SR 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec reg1 : s t d l o g i c v e c t o r (30 downto 0) ;
signal dec reg2 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg3 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg4 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg5 : s t d l o g i c v e c t o r (32 downto 0) ;
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signal dec reg6 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg7 : s t d l o g i c v e c t o r (32 downto 0) ;
signal FIR Decimat ion out re : s t d l o g i c v e c t o r (15 downto 0) ;
signal FIR Decimation out im : s t d l o g i c v e c t o r (15 downto 0) ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE i nput type IS ARRAY (0 to 99) of i n t e g e r ;
CONSTANT FIR in : input type := (−5 , 41 , 52 , 13 , −36, −101,
−72, 35 , 129 , 62 , −80, −174, −125, −5, 140 , 184 ,
76 , −155, −260,
−126, 149 , 256 , 92 , −244, −455, −199, 400 , 901 ,
784 , −174, −1414 ,
−1969 , −1067 , 1131 , 3460 , 4049 , 1381 , −4616 ,
−11964 , −17426 ,
−18001 , −12537 , −2328 , 9227 , 18245 , 22305 ,
21342 , 17620 , 14248 ,
13431 , 15156 , 17633 , 18703 , 17346 , 14656 , 12934 ,
14063 , 17896 ,
22112 , 23211 , 18608 , 8364 , −4300 , −14559 ,
−18313 , −14106 , −3920 ,
8138 , 17843 , 22631 , 22500 , 19299 , 15482 , 13025 ,
12668 , 14193 ,
16787 , 19302 , 20680 , 19900 , 16286 , 9806 , 1228 ,
−7982 , −16188 ,
−21942 , −24280 , −22698 , −17182 , −8362 , 2140 ,
11830 , 18150 , 19782 ,
17596 , 14438 , 13532 , 16328 , 21144 , 23782) ;
TYPE output type IS ARRAY (0 to 44) of i n t e g e r ;
CONSTANT FIR out : output type := (−1 , −1, 0 , 0 , −2, 1 , −1, −5,
12 , −24,
54 , −46, −12, −37, −4, −59, 64 , −49, −15, −18,
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−16426 , 16420 ,
16418 , 16345 , 16388 , 16311 , −16319 , 16362 ,
16356 , 16446 , 16374 ,
−16539 , −15952 , 15496 , 17770 , 8776 , −1866 , 731 ,
−254, −10, 68 ,
−63, 52 , −16, −31) ;
CONSTANT delay : i n t e g e r := 7 ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : FIR Decimation PORT MAP (
c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
FIR Dec imat ion in re => FIR Decimat ion in re ,
FIR Decimation in im => FIR Decimation in im ,
en 1 => en 1 ,
en 2 => en 2 ,
en 3 => en 3 ,
en 4 => en 4 ,
dec SR 1 => dec SR 1 ,
dec SR 2 => dec SR 2 ,
dec SR 3 => dec SR 3 ,
dec SR 4 => dec SR 4 ,
dec reg1 => dec reg1 ,
dec reg2 => dec reg2 ,
dec reg3 => dec reg3 ,
dec reg4 => dec reg4 ,
dec reg5 => dec reg5 ,
dec reg6 => dec reg6 ,
dec reg7 => dec reg7 ,
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FIR Decimat ion out re => FIR Decimation out re ,
FIR Decimation out im => FIR Decimation out im
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
−−−−−−−−−−−− Input −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
FOR j IN FIR in ’RANGE LOOP
IF j = 0 THEN
r e s e t <= ’ 1 ’ ;
enb 1 1 1 <= ’ 1 ’ ;
FIR Dec imat ion in re <= s t d l o g i c v e c t o r
( conv s igned ( FIR in ( j ) ,16) ) ;
wait for c l k p e r i o d ;
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r e s e t <= ’ 0 ’ ;
wait for c l k p e r i o d ∗0 . 5 1 ;
ELSE
FIR Dec imat ion in re <= s t d l o g i c v e c t o r
( conv s igned ( FIR in ( j ) ,16) ) ;
wait for c l k p e r i o d ;
END IF ;
END LOOP;
FIR Dec imat ion in re <= ( others => ’ 0 ’ ) ;
wait ;
end process ;
−−−−−−−−−−− Output V e r i f i c a t i o n −−−−−−−−−−−−−−−−
ouput proces s : process
begin
wait until en 3 = ’ 1 ’ ;
wait for c l k p e r i o d ∗4∗ delay ;
FOR j IN FIR out ’RANGE LOOP
ASSERT FIR Decimat ion out re = s t d l o g i c v e c t o r (
















−− Create Date : 11 : 5 0 : 3 8 03/21/2014
−− Design Name :
−− Module Name : BPSKDemod/BPSKDemodTB. vhd
−− Pro j e c t Name : BPSKDemod
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE IEEE . numer ic std .ALL;
ENTITY BPSKDemodTB IS
END BPSKDemodTB;
ARCHITECTURE behavior OF BPSKDemodTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT BPSK Demodulator Baseband
PORT(
i n 0 r e : IN s t d l o g i c v e c t o r (15 downto 0) ;
in0 im : IN s t d l o g i c v e c t o r (15 downto 0) ;




signal c l k : s t d l o g i c ;
signal i n 0 r e : s t d l o g i c v e c t o r (15 downto 0) := ( others => ’ 0 ’ ) ;
signal in0 im : s t d l o g i c v e c t o r (15 downto 0) := ( others => ’ 1 ’ ) ;
−−Outputs
signal out0 : s t d l o g i c ;
constant c l k p e r i o d : time := 10 ns ;
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BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : BPSK Demodulator Baseband PORT MAP (
i n 0 r e => i n0 r e ,
in0 im => in0 im ,
out0 => out0
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− re : negat ive im : zero
wait for c l k p e r i o d ∗10 ;
i n 0 r e <= (15 => ’ 1 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;
in0 im <= (0 => ’ 0 ’ , others => ’ 0 ’ ) ;
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wait for c l k p e r i o d ;
ASSERT out0 = ’1 ’
REPORT "Output Incorrect"
SEVERITY NOTE;
−− re : negat ive im : non−zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 1 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;
in0 im <= (0 => ’ 1 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;




−− re : negat ive one im : zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 1 ’ , 0 => ’ 1 ’ , others => ’ 1 ’ ) ;
in0 im <= (0 => ’ 0 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;
ASSERT out0 = ’1 ’
REPORT "Output Incorrect"
SEVERITY NOTE;
−− re : negat ive im : non−zero
wait for c l k p e r i o d ;
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i n 0 r e <= (15 => ’ 1 ’ , 0 => ’ 1 ’ , others => ’ 1 ’ ) ;
in0 im <= (0 => ’ 1 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;




−− re : ze ro im : zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;
in0 im <= (0 => ’ 0 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;
ASSERT out0 = ’0 ’
REPORT "Output Incorrect"
SEVERITY NOTE;
−− re : ze ro im : non−zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;
in0 im <= (0 => ’ 1 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;





−− re : p o s i t i v e im : zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 1 ’ , others => ’ 0 ’ ) ;
in0 im <= (0 => ’ 0 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;
ASSERT out0 = ’0 ’
REPORT "Output Incorrect"
SEVERITY NOTE;
−− re : p o s i t i v e im : non−zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 1 ’ , others => ’ 0 ’ ) ;
in0 im <= (0 => ’ 1 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;




−− re : p o s i t i v e im : zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 1 ’ , others => ’ 1 ’ ) ;
in0 im <= (0 => ’ 0 ’ , others => ’ 0 ’ ) ;
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wait for c l k p e r i o d ;
ASSERT out0 = ’0 ’
REPORT "Output Incorrect"
SEVERITY NOTE;
−− re : p o s i t i v e im : non−zero
wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 1 ’ , others => ’ 1 ’ ) ;
in0 im <= (0 => ’ 1 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;




wait for c l k p e r i o d ;
i n 0 r e <= (15 => ’ 0 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;





B.3 BPSK Hand-Optimized Design






−− Create Date : 22 : 0 7 : 2 0 03/20/2014
−− Design Name :
−− Module Name : overviewTB . vhd
−− Pro j e c t Name : Overview
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
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implementation
−− s imu la t i on model .
−−
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
ENTITY overviewTB IS
END overviewTB ;
ARCHITECTURE behavior OF overviewTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT CommSystem
PORT(
c l k : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
c l k e n a b l e : IN s t d l o g i c ;
c e out : OUT s t d l o g i c ;
PNSeq : OUT s t d l o g i c ;
c o e f count : OUT s t d l o g i c v e c t o r (1 downto 0) ;
int SR : OUT s t d l o g i c v e c t o r (1 downto 0) ;
i n t r e g 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t o u t : OUT s t d l o g i c v e c t o r (15 downto 0) ;
en 1 : OUT s t d l o g i c ;
en 2 : OUT s t d l o g i c ;
en 3 : OUT s t d l o g i c ;
en 4 : OUT s t d l o g i c ;
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dec SR 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec reg1 : OUT s t d l o g i c v e c t o r (30 downto 0) ;
dec reg2 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg3 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg4 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg5 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg6 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec out : OUT s t d l o g i c v e c t o r (15 downto 0) ;
p ip e r eg1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal c l k e n a b l e : s t d l o g i c := ’ 0 ’ ;
−−Outputs
signal PNSeq : s t d l o g i c ;
signal coe f c ount : s t d l o g i c v e c t o r (1 downto 0) ;
signal int SR : s t d l o g i c v e c t o r (1 downto 0) ;
signal i n t r e g 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t o u t : s t d l o g i c v e c t o r (15 downto 0) ;
signal en 1 : s t d l o g i c ;
signal en 2 : s t d l o g i c ;
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signal en 3 : s t d l o g i c ;
signal en 4 : s t d l o g i c ;
signal dec SR en : s t d l o g i c v e c t o r (2 downto 0) ;
signal dec SR 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec reg1 : s t d l o g i c v e c t o r (30 downto 0) ;
signal dec reg2 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg3 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg4 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg5 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg6 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec out : s t d l o g i c v e c t o r (15 downto 0) ;
signal p ipe r eg1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal To DataSink : s t d l o g i c ;
signal ce out : s t d l o g i c ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE output type IS ARRAY (0 to 62) of s t d l o g i c ;
CONSTANT FIR out : output type := ( ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ ,
’ 1 ’ ,
’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ ,
’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 0 ’ , ’ 1 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ ,
’ 0 ’ , ’ 1 ’ , ’ 0 ’ , ’ 1 ’ ,
’ 1 ’ , ’ 1 ’ , ’ 1 ’ , ’ 1 ’ ) ;
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CONSTANT delay : i n t e g e r := 97 ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : CommSystem PORT MAP (
c l k => c lk ,
r e s e t => r e s e t ,
c l k e n a b l e => c l k enab l e ,
c e out => ce out ,
PNSeq => PNSeq ,
co e f c ount => coe f count ,
int SR => int SR ,
i n t r e g 1 => i n t r eg 1 ,
i n t r e g 2 => i n t r eg 2 ,
i n t r e g 3 => i n t r eg 3 ,
i n t r e g 4 => i n t r eg 4 ,
i n t o u t => i n t out ,
en 1 => en 1 ,
en 2 => en 2 ,
en 3 => en 3 ,
en 4 => en 4 ,
dec SR 1 => dec SR 1 ,
dec SR 2 => dec SR 2 ,
dec SR 3 => dec SR 3 ,
dec SR 4 => dec SR 4 ,
dec reg1 => dec reg1 ,
dec reg2 => dec reg2 ,
dec reg3 => dec reg3 ,
dec reg4 => dec reg4 ,
dec reg5 => dec reg5 ,
dec reg6 => dec reg6 ,
dec out => dec out ,
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p ipe r eg1 => pipe reg1 ,
To DataSink => To DataSink
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
d e c s r e n <= "001" when en 1 = ’1 ’ else
"010" when en 2 = ’1 ’
else
"011" when en 3 = ’1 ’
else
"100" when en 4 = ’ 1 ’ ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
c l k e n a b l e <= ’ 1 ’ ;
r e s e t <= ’ 1 ’ ;
wait for c l k p e r i o d ;
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r e s e t <= ’ 0 ’ ;
wait for c l k p e r i o d ∗( de lay +65∗4) ;
c l k e n a b l e <= ’ 0 ’ ;
wait for c l k p e r i o d ∗5 ;
c l k e n a b l e <= ’ 1 ’ ;
wait for c l k p e r i o d ∗8 ;
r e s e t <= ’ 1 ’ ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait ;
end process ;
−−−−−−−−−−− Output V e r i f i c a t i o n −−−−−−−−−−−−−−−−
ouput proces s : process
begin
wait until r e s e t = ’ 1 ’ ;
wait until r i s i n g e d g e ( c l k ) ;
wait until r i s i n g e d g e ( c l k ) ;
wait for c l k p e r i o d ∗delay ;
FOR j IN FIR out ’RANGE LOOP
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ASSERT To DataSink = FIR out ( j )
REPORT "Incorrect Output"
SEVERITY ERROR;












−− Create Date : 03 : 2 4 : 5 3 03/21/2014
−− Design Name :
−− Module Name : BPSKModTB. vhd
−− Pro j e c t Name : BPSKMod
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
ENTITY BPSKModTB IS
END BPSKModTB;
ARCHITECTURE behavior OF BPSKModTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT BPSK Modulator Baseband
PORT(
bin : IN s t d l o g i c ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal bin : s t d l o g i c := ’ 1 ’ ;
−−Outputs
signal sym : s t d l o g i c v e c t o r (1 downto 0) ;
constant c l k p e r i o d : time := 10 ns ;
BEGIN
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−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : BPSK Modulator Baseband PORT MAP (
bin => bin ,
sym => sym
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗11 ;
bin <= ’ 1 ’ ;
wait for c l k p e r i o d ∗2 ;
bin <= ’ 0 ’ ;
wait for c l k p e r i o d ∗2 ;




wait for c l k p e r i o d ∗2 ;
bin <= ’ 1 ’ ;
wait for c l k p e r i o d ∗2 ;
ASSERT sym /= "11"
REPORT "Output Correct"
SEVERITY NOTE;
wait for c l k p e r i o d ∗2 ;











−− Create Date : 21 : 4 1 : 3 7 03/21/2014
−− Design Name :
−− Module Name : Inte rp Impu l se . vhd
−− Pro j e c t Name : Inte rp
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . c o n v s t d l o g i c v e c t o r ;
ENTITY In te rp Impu l se IS
END In te rp Impu l se ;
ARCHITECTURE behavior OF In te rp Impu l se IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT FIR Inte rpo la t i on
PORT(
c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n : IN s t d l o g i c v e c t o r (1 downto 0) ;
c o e f count : OUT s t d l o g i c v e c t o r (1 downto 0) ;
int SR : OUT s t d l o g i c v e c t o r (1 downto 0) ;
i n t r e g 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
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signal enb 1 1 1 : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal F I R I n t e r p o l a t i o n i n : s t d l o g i c v e c t o r (1 downto 0) := ( others
=> ’ 0 ’ ) ;
−−Outputs
signal coe f c ount : s t d l o g i c v e c t o r (1 downto 0) ;
signal int SR : s t d l o g i c v e c t o r (1 downto 0) ;
signal i n t r e g 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal FIR Inte rpo l a t i on out : s t d l o g i c v e c t o r (15 downto 0) ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE c o e f t y p e IS ARRAY (0 to 83) of i n t e g e r ;
CONSTANT FIR out : c o e f t y p e := (5 , −41, −52, −13, 41 , 60 , 20 ,
−48, −83, −43,
48 , 113 , 88 , −19, −124, −132, −25, 112 , 152 , 46 , −123, −187,
−48, 210 , 348 ,
163 , −300, −699, −615, 99 , 1070 , 1542 , 869 , −901, −2790 , −3256 ,
−1052 , 3897 ,
10188 , 15453 , 17504 , 15453 , 10188 , 3897 , −1052 , −3256 , −2790 ,
−901, 869 ,
1542 , 1070 , 99 , −615, −699, −300, 163 , 348 , 210 , −48, −187,
−123, 46 , 152 ,
112 , −25, −132, −124, −19, 88 , 113 , 48 , −43, −83, −48, 20 , 60 ,
41 , −13,
−52, −41, 5 , 0 , 0 , 0) ;
BEGIN
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−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : F IR Inte rpo la t i on PORT MAP (
c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
F I R I n t e r p o l a t i o n i n => FIR In t e rpo l a t i on in ,
co e f c ount => coe f count ,
int SR => int SR ,
i n t r e g 1 => i n t r eg 1 ,
i n t r e g 2 => i n t r eg 2 ,
i n t r e g 3 => i n t r eg 3 ,
i n t r e g 4 => i n t r eg 4 ,
F IR In t e rpo l a t i on out => FIR Int e rpo l a t i on out
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
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r e s e t <= ’ 1 ’ ;
enb 1 1 1 <= ’ 1 ’ ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
F I R I n t e r p o l a t i o n i n <= "01" ;
wait for c l k p e r i o d ∗4 ;
F I R I n t e r p o l a t i o n i n <= "00" ;
−−−−−−−−−−−− Star t Test ing
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
wait for c l k p e r i o d ∗3 ;
FOR j IN FIR out ’RANGE LOOP
ASSERT FIR Inte rpo l a t i on out =
c o n v s t d l o g i c v e c t o r ( FIR out ( j ) ,16)
REPORT "Incorrect Output"
SEVERITY ERROR;












−− Create Date : 22 : 4 8 : 5 2 03/21/2014
−− Design Name :
−− Module Name : Interp max . vhd
−− Pro j e c t Name : Inte rp
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . conv s igned ;
ENTITY Interp max IS
END Interp max ;
ARCHITECTURE behavior OF Interp max IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT FIR Inte rpo la t i on
PORT(
c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
F I R I n t e r p o l a t i o n i n : IN s t d l o g i c v e c t o r (1 downto 0) ;
c o e f c ount : OUT s t d l o g i c v e c t o r (1 downto 0) ;
int SR : OUT s t d l o g i c v e c t o r (1 downto 0) ;
i n t r e g 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
i n t r e g 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;





signal c l k : s t d l o g i c := ’ 0 ’ ;
signal enb 1 1 1 : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal F I R I n t e r p o l a t i o n i n : s t d l o g i c v e c t o r (1 downto 0) := ( others
=> ’ 0 ’ ) ;
−−Outputs
signal coe f count : s t d l o g i c v e c t o r (1 downto 0) ;
signal int SR : s t d l o g i c v e c t o r (1 downto 0) ;
signal i n t r e g 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal i n t r e g 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal FIR Inte rpo l a t i on out : s t d l o g i c v e c t o r (15 downto 0) ;
−− Clock per iod d e f i n i t i o n s
constant c l k p e r i o d : time := 10 ns ;
TYPE i nput type IS ARRAY (0 to 19) of i n t e g e r ;
CONSTANT FIR in : input type := (−1 , 1 , 1 , −1, 1 , −1, −1, 1 , −1,
1 ,
1 , −1, 1 , −1, −1, 1 , −1, 1 , 1 , −1) ;
TYPE output type IS ARRAY (0 to 79) of i n t e g e r ;
CONSTANT FIR out : output type := (−5 , 41 , 52 , 13 , −36, −101,
−72, 35 ,
129 , 62 , −80, −174, −135, 77 , 244 , 210 , −6,
−275, −300, −30, 305 ,
424 , 100 , −444, −713, −281, 608 , 1261 , 1000 ,
−312, −1814 , −2287 ,
−1007 , 1625 , 3908 , 3919 , 653 , −5286 , −11708 ,
−16024 , −16359 , −12275 ,
−4468 , 5497 , 15635 , 23819 , 27770 , 25794 , 17642 ,
5133 , −7768 , −16475 ,
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−17725 , −11182 , 100 , 11162 , 17317 , 16164 , 8076 ,
−4147 , −16648 , −25896 ,
−29340 , −26029 , −16777 , −4046 , 8296 , 16256 ,
17141 , 10773 , −72, −10839 ,
−17048 , −16181 , −8324 , 3913 , 16637 , 26106 ,
29584 , 26106) ;
CONSTANT delay : i n t e g e r := 7 ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : F IR Inte rpo la t i on PORT MAP (
c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
F I R I n t e r p o l a t i o n i n => FIR In t e rpo l a t i on in ,
c o e f count => coe f count ,
int SR => int SR ,
i n t r e g 1 => i n t r eg 1 ,
i n t r e g 2 => i n t r eg 2 ,
i n t r e g 3 => i n t r eg 3 ,
i n t r e g 4 => i n t r eg 4 ,
F IR In t e rpo l a t i on out => FIR Int e rpo l a t i on out
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
549
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
−−−−−−−−−−−− Input −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
FOR j IN FIR in ’RANGE LOOP
IF j = 0 THEN
r e s e t <= ’ 1 ’ ;
enb 1 1 1 <= ’ 1 ’ ;
F I R I n t e r p o l a t i o n i n <= s t d l o g i c v e c t o r
( conv s igned ( FIR in ( j ) , 2 ) ) ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait for c l k p e r i o d ∗3 . 5 1 ;
ELSE
F I R I n t e r p o l a t i o n i n <= s t d l o g i c v e c t o r
( conv s igned ( FIR in ( j ) , 2 ) ) ;




F I R I n t e r p o l a t i o n i n <= "00" ;
wait ;
end process ;
−−−−−−−−−−− Output V e r i f i c a t i o n −−−−−−−−−−−−−−−−
ouput proces s : process
begin
wait until r e s e t = ’ 1 ’ ;
wait until r e s e t = ’ 0 ’ ;
wait for c l k p e r i o d ∗delay ;
FOR j IN FIR out ’RANGE LOOP
ASSERT FIR Inte rpo l a t i on out = s t d l o g i c v e c t o r (
conv s igned ( FIR out ( j ) ,16) )
REPORT "Incorrect Output"
SEVERITY ERROR;













−− Create Date : 02 : 5 7 : 5 6 03/23/2014
−− Design Name :
−− Module Name : Decim ImpulseTB . vhd
−− Pro j e c t Name : Decim
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
USE i e e e . s t d l o g i c a r i t h . conv s igned ;
ENTITY Decim ImpulseTB IS
END Decim ImpulseTB ;
ARCHITECTURE behavior OF Decim ImpulseTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT FIR Decimation
PORT(
c l k : IN s t d l o g i c ;
enb 1 1 1 : IN s t d l o g i c ;
r e s e t : IN s t d l o g i c ;
FIR Decimation in : IN s t d l o g i c v e c t o r (15 downto 0) ;
en 1 : OUT s t d l o g i c ;
en 2 : OUT s t d l o g i c ;
en 3 : OUT s t d l o g i c ;
en 4 : OUT s t d l o g i c ;
dec SR 1 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 2 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 3 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec SR 4 : OUT s t d l o g i c v e c t o r (15 downto 0) ;
dec reg1 : OUT s t d l o g i c v e c t o r (30 downto 0) ;
dec reg2 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg3 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg4 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg5 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
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dec reg6 : OUT s t d l o g i c v e c t o r (32 downto 0) ;
dec reg7 : OUT s t d l o g i c v e c t o r (32 downto 0) ;




signal c l k : s t d l o g i c := ’ 0 ’ ;
signal enb 1 1 1 : s t d l o g i c := ’ 0 ’ ;
signal r e s e t : s t d l o g i c := ’ 0 ’ ;
signal FIR Decimation in : s t d l o g i c v e c t o r (15 downto 0) := ( others
=> ’ 0 ’ ) ;
−−Outputs
signal en 1 : s t d l o g i c ;
signal en 2 : s t d l o g i c ;
signal en 3 : s t d l o g i c ;
signal en 4 : s t d l o g i c ;
signal dec SR 1 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 2 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 3 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec SR 4 : s t d l o g i c v e c t o r (15 downto 0) ;
signal dec reg1 : s t d l o g i c v e c t o r (30 downto 0) ;
signal dec reg2 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg3 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg4 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg5 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg6 : s t d l o g i c v e c t o r (32 downto 0) ;
signal dec reg7 : s t d l o g i c v e c t o r (32 downto 0) ;
signal FIR Decimation out : s t d l o g i c v e c t o r (15 downto 0) ;
−− Clock per iod d e f i n i t i o n s
555
constant c l k p e r i o d : time := 10 ns ;
TYPE i nput type IS ARRAY (0 to 102) of i n t e g e r ;
CONSTANT FIR in : input type := (0 , 0 , 0 , −5, 41 , 52 , 13 , −36,
−101,
−72, 35 , 129 , 62 , −80, −174, −125, −5, 140 , 184 ,
76 , −155, −260,
−126, 149 , 256 , 92 , −244, −455, −199, 400 , 901 ,
784 , −174, −1414 ,
−1969 , −1067 , 1131 , 3460 , 4049 , 1381 , −4616 ,
−11964 , −17426 ,
−18001 , −12537 , −2328 , 9227 , 18245 , 22305 ,
21342 , 17620 , 14248 ,
13431 , 15156 , 17633 , 18703 , 17346 , 14656 , 12934 ,
14063 , 17896 ,
22112 , 23211 , 18608 , 8364 , −4300 , −14559 ,
−18313 , −14106 , −3920 ,
8138 , 17843 , 22631 , 22500 , 19299 , 15482 , 13025 ,
12668 , 14193 ,
16787 , 19302 , 20680 , 19900 , 16286 , 9806 , 1228 ,
−7982 , −16188 ,
−21942 , −24280 , −22698 , −17182 , −8362 , 2140 ,
11830 , 18150 , 19782 ,
17596 , 14438 , 13532 , 16328 , 21144 , 23782) ;
TYPE output type IS ARRAY (0 to 44) of i n t e g e r ;
CONSTANT FIR out : output type := (−1 , −1, 0 , 0 , −2, 1 , −1, −5,
12 , −24,
54 , −46, −12, −37, −4, −59, 64 , −49, −15, −18,
−16426 , 16420 ,
16418 , 16345 , 16388 , 16311 , −16319 , 16362 ,
16356 , 16446 , 16374 ,
−16539 , −15952 , 15496 , 17770 , 8776 , −1866 , 731 ,
−254, −10, 68 ,
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−63, 52 , −16, −31) ;
CONSTANT delay : i n t e g e r := 8 ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
uut : FIR Decimation PORT MAP (
c l k => c lk ,
enb 1 1 1 => enb 1 1 1 ,
r e s e t => r e s e t ,
FIR Decimation in => FIR Decimation in ,
en 1 => en 1 ,
en 2 => en 2 ,
en 3 => en 3 ,
en 4 => en 4 ,
dec SR 1 => dec SR 1 ,
dec SR 2 => dec SR 2 ,
dec SR 3 => dec SR 3 ,
dec SR 4 => dec SR 4 ,
dec reg1 => dec reg1 ,
dec reg2 => dec reg2 ,
dec reg3 => dec reg3 ,
dec reg4 => dec reg4 ,
dec reg5 => dec reg5 ,
dec reg6 => dec reg6 ,
dec reg7 => dec reg7 ,
FIR Decimation out => FIR Decimation out
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
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wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
wait for c l k p e r i o d ∗10 ;
−−−−−−−−−−−− Input −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
FOR j IN FIR in ’RANGE LOOP
IF j = 0 THEN
r e s e t <= ’ 1 ’ ;
enb 1 1 1 <= ’ 1 ’ ;
FIR Decimation in <= s t d l o g i c v e c t o r (
conv s igned ( FIR in ( j ) ,16) ) ;
wait for c l k p e r i o d ;
r e s e t <= ’ 0 ’ ;
wait for c l k p e r i o d ∗0 . 5 1 ;
ELSE
FIR Decimation in <= s t d l o g i c v e c t o r (
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conv s igned ( FIR in ( j ) ,16) ) ;
wait for c l k p e r i o d ;
END IF ;
END LOOP;
FIR Decimation in <= ( others => ’ 0 ’ ) ;
wait ;
end process ;
−−−−−−−−−−− Output V e r i f i c a t i o n −−−−−−−−−−−−−−−−
ouput proces s : process
begin
wait until en 1 = ’ 1 ’ ;
wait for c l k p e r i o d ∗delay ;
wait for c l k p e r i o d ∗2 ;
FOR j IN FIR out ’RANGE LOOP
ASSERT FIR Decimation out = s t d l o g i c v e c t o r (
conv s igned ( FIR out ( j ) ,16) )
REPORT "Incorrect Output"
SEVERITY ERROR;













−− Create Date : 16 : 3 6 : 1 3 03/21/2014
−− Design Name :
−− Module Name : BPSKDemodTB. vhd
−− Pro j e c t Name : BPSKDemod
−− Target Device :
−− Tool v e r s i o n s :
−− Desc r ip t i on :
−−




−− Revis ion :
−− Revis ion 0 .01 − F i l e Created
−− Addit iona l Comments :
−−
−− Notes :
−− This tes tbench has been automat i ca l l y generated us ing types s t d l o g i c
and
−− s t d l o g i c v e c t o r f o r the por t s o f the un i t under t e s t . X i l i nx
recommends
−− that the se types always be used f o r the top−l e v e l I /O o f a des ign in
order
−− to guarantee that the tes tbench w i l l bind c o r r e c t l y to the post−
implementation




LIBRARY i e e e ;
USE i e e e . s t d l o g i c 1 1 6 4 .ALL;
ENTITY BPSKDemodTB IS
END BPSKDemodTB;
ARCHITECTURE behavior OF BPSKDemodTB IS
−− Component Dec la ra t i on f o r the Unit Under Test (UUT)
COMPONENT BPSK Demodulator Baseband
PORT(
sym : IN s t d l o g i c v e c t o r (15 downto 0) ;




signal c l k : s t d l o g i c ;
signal sym : s t d l o g i c v e c t o r (15 downto 0) := ( others => ’ 0 ’ ) ;
−−Outputs
signal bin : s t d l o g i c ;
constant c l k p e r i o d : time := 10 ns ;
BEGIN
−− I n s t a n t i a t e the Unit Under Test (UUT)
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uut : BPSK Demodulator Baseband PORT MAP (
sym => sym ,
bin => bin
) ;
−− Clock proce s s d e f i n i t i o n s
c l k p r o c e s s : process
begin
c l k <= ’ 0 ’ ;
wait for c l k p e r i o d /2 ;
c l k <= ’ 1 ’ ;
wait for c l k p e r i o d /2 ;
end process ;
−− Stimulus p roce s s
s t im proc : process
begin
−− hold r e s e t s t a t e f o r 100 ns .
wait for 100 ns ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− sym : negat ive max
wait for c l k p e r i o d ∗10 ;
wait until r i s i n g e d g e ( c l k ) ;
sym <= (15 => ’ 1 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;





−− sym : negat ive one
wait for c l k p e r i o d ;
sym <= (15 => ’ 1 ’ , 0 => ’ 1 ’ , others => ’ 1 ’ ) ;
wait for c l k p e r i o d ;




−− sym : zero
wait for c l k p e r i o d ;
sym <= (15 => ’ 0 ’ , 0 => ’ 0 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;




−− sym : one
wait for c l k p e r i o d ;
sym <= (15 => ’ 0 ’ , 0 => ’ 1 ’ , others => ’ 0 ’ ) ;
wait for c l k p e r i o d ;
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−− sym : p o s i t i v e max
wait for c l k p e r i o d ;
sym <= (15 => ’ 0 ’ , 0 => ’ 1 ’ , others => ’ 1 ’ ) ;
wait for c l k p e r i o d ;




wait for c l k p e r i o d ;






MATLAB BPSK System Model
clear
clc
%% C o e f f i c i e n t s ( Sub F i l t e r s )
ph1 = int16 ( [ 5 , 41 , −83, 88 , −25, −123, 348 , −615, 869 , −1052 , 17504 ,
. . .
−1052 , 869 , −615, 348 , −123, −25, 88 , −83, 41 , 5 ] ) ;
ph2 = int16 ([−41 , 60 , −43, −19, 112 , −187, 163 , 99 , −901, 3897 , 15453 ,
. . .
−3256 , 1542 , −699, 210 , 46 , −132, 113 , −48, −13, 0 ] ) ;
ph3 = int16 ([−52 , 20 , 48 , −124, 152 , −48, −300, 1070 , −2790 , 10188 , . . .
10188 , −2790 , 1070 , −300, −48, 152 , −124, 48 , 20 , −52, 0 ] ) ;
ph4 = int16 ([−13 , −48, 113 , −132, 46 , 210 , −699, 1542 , −3256 , 15453 , . . .
3897 , −901, 99 , 163 , −187, 112 , −19, −43, 60 , −41, 0 ] ) ;
%% Input Sequence and Plot S e l e c t i o n
% Input S e l e c t i o n
input = 1 ;
% 1 − PN Sequence
% 2 − I n t e r p o l a t i o n F i l t e r Impulse
% 3 − I n t e r p o l a t i o n Max Value Test
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% 4 − User Se l e c t ed Input
% Number o f de lays in system
delay = 0 ;
% Number o f r e p e t i t i o n s o f PN Sequence
pnSeqReps = 8 ;
% S u b f i l t e r to check f o r max value and output
maxValueSubFilter = ph3 ;
% User s e l e c t e d input entered here
use rSe l Input = [ 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 ] ;
p l o t s = [ 1 1 1 1 1 1 1 ] ;
% Plot s ( on = 1 ; o f f = 0)
% 1 − Input Sequence Output
% 2 − Modulation Output
% 3 − I n t e r p o l a t i o n F i l t e r Output
% 4 − Decimation F i l t e r Output
% 5 − Demodulation Output
%% Data Source
seq = 0 ;
% PN Sequence Generator (LFSR)
reg = [ 0 0 0 0 0 1 ] ; % Reset cond i t i on o f LFSR
pn = [ ] ;
for i = 1 :63
pn = [ pn reg (6 ) ] ;
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reg = [ xor ( reg (5 ) , reg (6 ) ) reg ( 1 : 5 ) ] ;
end
pn = int16 (pn) ;
pnOut = repmat (pn , [ 1 pnSeqReps ] ) ;
i f input == 1
seq = pnOut ;
end
% Check max value (24002 , 27034 , 29584 , 27034)
i f input == 3
seq = maxValueSubFilter ;
seq = seq ( seq ˜=0) ;
seq = f l i p l r ( seq ) ;
seq = sign ( seq ) ;
seq = int16 (−1.∗( seq−1) . / 2 ) ;
end
%% BPSK Modulation
i f input == 4
seq = int16 ( use rSe l Input ) ;
end
Mod = −2∗seq +1;
i f p l o t s (1 ) == 1
f igure (1 ) ; stem( seq ) ; t i t l e (’Input Sequence’ )
end
i f input == 2
Mod = int16 ( [ 1 zeros (1 , 41 ) ] ) ; %%% Impulse input
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end
i f p l o t s (2 ) == 1
f igure (2 ) ; stem(Mod)
t i t l e (’Modulation’ )
end
Mod = [ zeros (1 , 21 ) Mod ] ;
%% FIR I n t e r p o l a t i o n F i l t e r
In te rp = [ ] ;
for delay = 1 : ( length (Mod)−21+1)
reg = f l i p l r (Mod( de lay : de lay+21−1)) ;
temp1 = int16 (sum( reg .∗ ph1 ) ) ;
temp2 = int16 (sum( reg .∗ ph2 ) ) ;
temp3 = int16 (sum( reg .∗ ph3 ) ) ;
temp4 = int16 (sum( reg .∗ ph4 ) ) ;
In te rp = [ Inte rp temp1 temp2 temp3 temp4 ] ;
end
i f p l o t s (3 ) == 1 ;
f igure (3 ) ; stem( Inte rp )
t i t l e (’FIR Interpolation Filter’ )
end
% Delays
% Inte rp = [ z e r o s (1 , de lay ) z e r o s (1 ,4∗20) Inte rp ( 1 : end−delay ) ] ;
%% FIR Decimation F i l t e r
In te rp = int64 ( reshape ( [ zeros (1 ,4∗20) Inte rp ] , 4 , [ ] ) ) ;
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Decim = [ ] ;
for delay = 1 : ( s ize ( Interp , 2 )−21+1)−1
reg1 = int64 ( f l i p l r ( Inte rp (1 , de lay +1: de lay+21+1−1)) ) ;
reg2 = int64 ( f l i p l r ( Inte rp (2 , de lay : de lay+21−1)) ) ;
reg3 = int64 ( f l i p l r ( Inte rp (3 , de lay : de lay+21−1)) ) ;
reg4 = int64 ( f l i p l r ( Inte rp (4 , de lay : de lay+21−1)) ) ;
temp1 = sum( reg1 .∗ i n t64 ( ph1 ) ,’native’ ) ;
temp2 = sum( reg4 .∗ i n t64 ( ph2 ) ,’native’ ) ;
temp3 = sum( reg3 .∗ i n t64 ( ph3 ) ,’native’ ) ;
temp4 = sum( reg2 .∗ i n t64 ( ph4 ) ,’native’ ) ;
Decim = [ Decim sum( [ temp1 temp2 temp3 temp4 ] , ’native’ ) ] ;
end
i f p l o t s (4 ) == 1
f igure (4 ) ; decimPlot (1 ) = subplot ( 2 , 1 , 1 ) ;
stem( Decim ) ; t i t l e (’Decimation Filter Pre-Bit Reduction’ )
end
% Fina l Bit Reduction
Decim = int16 ( b i t s h i f t ( Decim ,−16 ,’int64’ ) ) ;
i f p l o t s (4 ) == 1
f igure (4 ) ; decimPlot (2 ) = subplot ( 2 , 1 , 2 ) ;
stem( Decim ) ; t i t l e (’Decimation Filter Output’ )




i f p l o t s (5 ) == 1
f igure (5 ) ; demodPlot (1 ) = subplot ( 2 , 1 , 1 ) ;
stem(Demod) ; t i t l e (’Pre-Demodulation’ )
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end
dataSink = 1∗(Demod<0) ;
i f p l o t s (5 ) == 1
f igure (5 ) ; demodPlot (2 ) = subplot ( 2 , 1 , 2 ) ;
stem( dataSink ) ; t i t l e (’Demodulation’ )
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